Patent US5025344A successfully refreshed from Google Patents.
Patent US3638871A successfully refreshed from Google Patents.
Patent US5216280A successfully refreshed from Google Patents.
US5216280A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device having pads at periphery of semiconductor chip
Assignee: Toshiba Corp
•
Filing: 1992-01-23
•
Granted: 1993-06-01
•
Expires: 2012-01-23
Abstract
Abstract For increasing the number of pads to be connected to external terminals such as leads of a lead frame without increasing an area of a semiconductor IC chip, pads are disposed at a periphery of the chip in such a manner that they are arranged in at least first and second rows, to which at least first and second groups of interconnection layers insulated through an interval insulator are electrically connected, respectively.
Inventors
- 👤 Yasunori Tanaka
- 👤 Kyohsuke Ogawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:30
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10D; H10D84/00; H10D84/90; H10D84/998; H10W70/00; H10W70/60; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/547; H10W72/931; H10W72/932; H10W72/981; H10W72/983; H10W74/00
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
123 words
A semiconductor integrated circuit device comprising: a semiconductor chip including I/O circuits connected to internal circuits; a plurality of pads disposed at a periphery of said semiconductor chip, said pads being arranged in first and second rows and columns; multilevel interconnection means for electrically connecting said I/O circuits to said pads, said multilevel interconnection means having first and second groups of interconnection layers insulated by an interlevel insulator; said interlevel insulator including a buffer layer therein; and said interconnection layers being electrically connected to said pads of said first and second rows so that said interconnection layers of said first group overlap said interconnection layers of said second group, with said interlevel insulator interposed between said first and second groups of interconnection layers.
Claim 2
Dependent Claim
123 words
A semiconductor integrated circuit device comprising: a semiconductor chip including I/O circuits connected to internal circuits; a plurality of pads disposed at a periphery of said semiconductor chip, said pads being arranged in first and second rows and columns; multilevel interconnection means for electrically connecting said I/O circuits to said pads, said multilevel interconnection means having first and second groups of interconnection layers insulated by an interlevel insulator; said interlevel insulator including a buffer layer therein; and said interconnection layers being electrically connected to said pads of said first and second rows so that said interconnection layers of said first group overlap said interconnection layers of said second group, with said interlevel insulator interposed between said first and second groups of interconnection layers.
Claim 3
Dependent Claim
16 words
The device according to claim 1, wherein said buffer layer is comprised of a conductive material.
Claim 4
Dependent Claim
22 words
The device according to claim 1, wherein said second group of interconnection layers includes a plurality of slits along longitudinal sides thereof.
Claim 5
Dependent Claim
28 words
The device according to claim 1, wherein said pads of said first and second rows and columns are disposed along each of four sides of said semiconductor chip.
Claim 6
Dependent Claim
27 words
The device according to claim 4, wherein said pads of said first row are closer to each of said four sides than those of said second row.
Claim 7
Dependent Claim
26 words
The device according to claim 1, wherein said second group of interconnection layers is disposed above said first group of interconnection layers through said interlevel insulator.
Claim 8
Dependent Claim
40 words
The device according to claim 1, wherein said first group of interconnection layers is electrically connected to said pads of said first row, and said second group of interconnection layers is electrically connected to said pads of said second row.
Claim 9
Dependent Claim
17 words
The device according to claim 1, wherein said pads are arranged in first, second, and third rows.
Claim 10
Dependent Claim
19 words
The device according to claim 8, wherein said pads of said first row are electrically connected to external terminals.
Claim 11
Dependent Claim
21 words
The device according to claim 8, wherein said pads of said second and third rows are used as functional test terminals.
References Cited (Backward Citations)
US4631569A
Cited
JPS5745940A
Cited
FR2508255A1
Cited
JPS5892258A
Cited
US4841354A
Cited
US4688070A
Cited
JPS6070742A
Cited
JPS6079744A
Cited
US4646126A
Cited
JPS60182756A
Cited
US4734754A
Cited
JPS615545A
Cited
JPS6197852A
Cited
US4746965A
Cited
US4881029A
Cited
US4905068A
Cited
US4916521A
Cited
US5148263A
Cited
US5016087A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-05-31 | 1996-11-30 | 1997-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-05-31 | 2000-11-30 | 2001-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-05-31 | 2004-11-30 | 2005-06-01 | $7700.00 | Window Closed / Lapsed |