← Back to Patent Explorer
JPS615545A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit device

Assignee: Hitachi Ltd
•
Filing: 1984-06-20
•
Granted: —
•
Expires: 2004-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To enable to perform the wirings among a number of logical elements in an orderly manner without substantially impairing spatial efficiency by a method wherein the wirings are provided by dividing them into two functional groups of common wirings and local wirings and, at the same time, the local wirings are wired with multiplayer wirings. CONSTITUTION:The wirings with which wire connections are performed between logical elements IILs are proided by dividing into two functional groups. One of them is the common wirings L11-L14 which are used to connected between IILs, and the other one is the local wirings L21 and L23 which are used to individually connect a plurality of electrodes B, c1, c2 and c3 located inside each IIL and the common wirings L11-L14. At the same time, a plurality of electrodes B, c1, c2 and c3 in each IIL are arranged two-dimensionally respectively. As a result, the four electrodes B, c1, c2 and c3 in each IIL do not have a positional interference each other, and they can be connected to any desired one of the common wirings L11-L14 through the intermediary of the local wiring L21 or L23.

Inventors

  • 👤 Toshihiro Matsuda
  • 👤 松田 敏弘

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-01 17:47
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag