US5136344A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High energy ion implanted silicon on insulator structure
Assignee: Bluehalo LLC
•
Filing: 1990-11-26
•
Granted: 1992-08-04
•
Expires: 2010-11-26
Abstract
Abstract A silicon on insulator structure and method of making the structure. A high purity, substantially defect free silicon wafer is the basis for forming a final thin silicon layer on an insulator layer, the silicon having substantially the same chemical and structural state as the starting silicon wafer. Dopant atoms of MeV energy range are implanted into the silicon wafer, the silicon wafer haivng an insulator layer coupled thereto; and an underlying silicon carrier wafer is coupled to the insulator. The implanted silicon wafer undergoes preferential etch stop removal of the silicon up to the implanted dopant layer, followed by selective removal of the dopant atom layer, leaving the desired high quality silicon layer on an insulator substrate.
Inventors
- 👤 Peter P. Pronko
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 11:44
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P30/21; H10P30/212; H10P30/28; H10P50/00; H10P50/60; H10P50/64; H10P50/642; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
113 words
A layered silicon on insulator structure, comprising: a silicon substrate material comprised of uncompensated silicon with a dopant concentration less than 5×10 16 /cm 2 including a narrow peak profile of MeV energy range implanted dopant atoms disposed adjacent the exposed surface of said silicon substrate material, said exposed surface having a smooth finish associated with chemical etch stop removal of the radiation damaged portion of said silicon substrate material up to said narrow peak profile of said implanted dopant atoms; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 2
Dependent Claim
113 words
A layered silicon on insulator structure, comprising: a silicon substrate material comprised of uncompensated silicon with a dopant concentration less than 5×10 16 /cm 2 including a narrow peak profile of MeV energy range implanted dopant atoms disposed adjacent the exposed surface of said silicon substrate material, said exposed surface having a smooth finish associated with chemical etch stop removal of the radiation damaged portion of said silicon substrate material up to said narrow peak profile of said implanted dopant atoms; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 3
Dependent Claim
82 words
A layered silicon on insulator structure for use as a starting material for an integrated circuit, comprising: an uncompensated silicon substrate material having a thickness less than about 3 microns, a dislocation density less than about 2/cm 2 and a dopant concentration less than about 5×10 16 /cm 3 ; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 4
Dependent Claim
82 words
A layered silicon on insulator structure for use as a starting material for an integrated circuit, comprising: an uncompensated silicon substrate material having a thickness less than about 3 microns, a dislocation density less than about 2/cm 2 and a dopant concentration less than about 5×10 16 /cm 3 ; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 5
Dependent Claim
108 words
A layered silicon on insulator structure for use as a starting material for an integrated circuit, comprising: an uncompensated silicon substrate material having a dislocation density less than about 2/cm 2 and a dopant concentration less than about 5×10 16 /cm 3 , said silicon material having a smooth exposed surface associated with preferential chemical etch removal of an ion implantation damaged layer and chemical removal of another layer containing MeV energy range implanted dopant atoms; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 6
Dependent Claim
108 words
A layered silicon on insulator structure for use as a starting material for an integrated circuit, comprising: an uncompensated silicon substrate material having a dislocation density less than about 2/cm 2 and a dopant concentration less than about 5×10 16 /cm 3 , said silicon material having a smooth exposed surface associated with preferential chemical etch removal of an ion implantation damaged layer and chemical removal of another layer containing MeV energy range implanted dopant atoms; a first insulator layer coupled to said silicon substrate material; a second insulator layer coupled to said first insulator layer; and a passive silicon substrate material coupled to said second insulator layer.
Claim 7
Dependent Claim
33 words
The layered silicon on insulator structure as defined in claim 3 wherein said dopant atoms are selected from the group consisting of Li, P, As, Sb, Bi, B, Al, Ga, In and Tl.
Claim 8
Dependent Claim
28 words
The layered silicon on insulator structure as defined in claim 3 further including a quality oxide layer disposed between said silicon substrate material and said first insulator layer.
Claim 9
Dependent Claim
25 words
The layered silicon on insulator structure as defined in claim 3 wherein oxygen contamination is less than about 14 ppm in said silicon substrate material.
Claim 10
Dependent Claim
25 words
The layered silicon on insulator structure as defined in claim 3 wherein carbon contamination is less than about 0.5 ppm in said silicon substrate material.
Claim 11
Dependent Claim
98 words
A layered silicon on insulator structure, comprising: a high quality silicon layer comprised of an uncompensated silicon layer of thickness less than about 0.05-3 μm and having an exposed surface created by implanting a narrow peak profile of MeV energy range dopant atoms into a silicon substrate material and removing layers of said silicon substrate material by chemical etch stop removal steps, leaving said high quality silicon layer having a dislocation density not more than said silicon substrate material; and an insulator substrate coupled to said high quality silicon layer to form said layered silicon on insulator structure.
Claim 12
Dependent Claim
98 words
A layered silicon on insulator structure, comprising: a high quality silicon layer comprised of an uncompensated silicon layer of thickness less than about 0.05-3 μm and having an exposed surface created by implanting a narrow peak profile of MeV energy range dopant atoms into a silicon substrate material and removing layers of said silicon substrate material by chemical etch stop removal steps, leaving said high quality silicon layer having a dislocation density not more than said silicon substrate material; and an insulator substrate coupled to said high quality silicon layer to form said layered silicon on insulator structure.
Claim 13
Dependent Claim
21 words
The layered silicon on insulator structure as defined in claim 8 wherein said dislocation density is less than 2/cm 2 .
Claim 14
Dependent Claim
25 words
The layered silicon on insulator structure as defined in claim 8 wherein said uncompensated silicon layer has less than about 5×10 16 /cm 3 dopants.
References Cited (Backward Citations)
US3721539A
Cited
US3682729A
Cited
US3642593A
Cited
US3738880A
Cited
US3751314A
Cited
US3721588A
Cited
US3969168A
Cited
US3980507A
Cited
US3933530A
Cited
US4108715A
Cited
US4131985A
Cited
US4057895A
Cited
US4092209A
Cited
US4234361A
Cited
US4278476A
Cited
US4347654A
Cited
US4560421A
Cited
US4545113A
Cited
US4438556A
Cited
US4455192A
Cited
US4450041A
Cited
US4394211A
Cited
US4664746A
Cited
US4451326A
Cited
US4532700A
Cited
US4634494A
Cited
US4573257A
Cited
US4601779A
Cited
US4634473A
Cited
US4637836A
Cited
US4826787A
Cited
US4685996A
Cited
US4749660A
Cited
US4771016A
Cited
US5024723A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-04 | 1996-02-03 | 1996-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-04 | 2000-02-03 | 2000-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-04 | 2004-02-03 | 2004-08-04 | $7700.00 | Window Closed / Lapsed |