US4879585A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Toshiba Corp
•
Filing: 1988-06-15
•
Granted: 1989-11-07
•
Expires: 2008-06-15
Abstract
Abstract A semiconductor device, which is subjected to a thermal treatment process during manufacture of the device, includes a wafer having semiconductor regions insulated from a semiconductor substrate by insulation layers, with at least one semiconductor element formed in each of the semiconductor regions, and at least one semiconductor element formed in the semiconductor substrate. The main surface of the semiconductor regions are substantially in the same plane as the main surface of the semiconductor substrate. The total area of the main surfaces of the semiconductor regions is 30% or less of the area of the wafer to prevent warping of the wafer resulting from the thermal treatment process.
Inventors
- 👤 Toshiro Usami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:44
CPC Classifications
H; H10; H10P; H10P36/00; H10P36/03; H10P36/07; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/856; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/061; H10W10/10; H10W10/17; H10W10/181; H10P90/1912
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
302 words
A semiconductor device, which is subjected to a thermal oxidation treatment process at a temperature of over 900° C. during manufacture of the device, comprising: a wafer having a semiconductor substrate comprised of one conductivity type semiconductor material and having a main surface divided into a plurality of chip forming areas, each chip forming area including (1) at least one insulation layer of silicon dioxide, (2) at least one semiconductor region insulated from said semiconductor substrate by said insulation layer, and (3) a main surface substantially in the same plane as the main surface of said semiconductor substrate; an array of semiconductor memory elements formed in said semiconductor substrate included in said chip forming area, said array of semiconductor memory elements formed in said semiconductor substrate constituting a semiconductor memory; semiconductor elements formed in said semiconductor region, said semiconductor elements formed in said semiconductor region constituting a data processing unit for processing data stored in said semiconductor memory; and means for preventing warping of said wafer resulting from said thermal oxidation treatment process, said means comprising (1) the total area of the main surface of said wafer which is occupied by semiconductor regions insulated from said semiconductor substrate by insulation layers in said chip forming areas being less than 30% of the area of the main surface of said wafer which wafer area includes the total area of the main surfaces of said semiconductor regions and the total area of the main surfaces of said insulation layers in said chip forming areas, and (2) those portions of said semiconductor substrate in each of said chip forming areas which lie under at least part of said insulation layers and at least part of said array of semiconductor memory elements in said semiconductor substrate being integrally formed of said one conductivity type semiconductor material.
Claim 2
Dependent Claim
302 words
A semiconductor device, which is subjected to a thermal oxidation treatment process at a temperature of over 900° C. during manufacture of the device, comprising: a wafer having a semiconductor substrate comprised of one conductivity type semiconductor material and having a main surface divided into a plurality of chip forming areas, each chip forming area including (1) at least one insulation layer of silicon dioxide, (2) at least one semiconductor region insulated from said semiconductor substrate by said insulation layer, and (3) a main surface substantially in the same plane as the main surface of said semiconductor substrate; an array of semiconductor memory elements formed in said semiconductor substrate included in said chip forming area, said array of semiconductor memory elements formed in said semiconductor substrate constituting a semiconductor memory; semiconductor elements formed in said semiconductor region, said semiconductor elements formed in said semiconductor region constituting a data processing unit for processing data stored in said semiconductor memory; and means for preventing warping of said wafer resulting from said thermal oxidation treatment process, said means comprising (1) the total area of the main surface of said wafer which is occupied by semiconductor regions insulated from said semiconductor substrate by insulation layers in said chip forming areas being less than 30% of the area of the main surface of said wafer which wafer area includes the total area of the main surfaces of said semiconductor regions and the total area of the main surfaces of said insulation layers in said chip forming areas, and (2) those portions of said semiconductor substrate in each of said chip forming areas which lie under at least part of said insulation layers and at least part of said array of semiconductor memory elements in said semiconductor substrate being integrally formed of said one conductivity type semiconductor material.
Claim 3
Dependent Claim
16 words
A semiconductor device according to claim 1, wherein said semiconductor substrate is formed of monocrystalline silicon.
Claim 4
Dependent Claim
39 words
A semiconductor device according to claim 2, wherein said at least one semiconductor region comprises a plurality of semiconductor regions and the semiconductor elements which are formed in said plurality of semiconductor regions are different channel type MOS transistors.
Claim 5
Dependent Claim
35 words
A semiconductor device according to claim 1, wherein said at least one semiconductor region comprises a plurality of semiconductor regions, the semiconductor elements formed in each of said semiconductor regions constituting a logic operation circuit.
Claim 6
Dependent Claim
37 words
A semiconductor device according to claim 1, wherein said at least one semiconductor region comprises a plurality of semiconductor regions and the semiconductor elements formed in said plurality of semiconductor regions are different channel type MOS transistors.
Claim 7
Dependent Claim
17 words
A semiconductor device according to claim 4, wherein said logic operation circuit comprises a central processing unit.
Claim 8
Dependent Claim
246 words
A semiconductor device, which is subjected to a thermal oxidation treatment process at a temperature of over 900° C. during manufacture of the device, comprising: a wafer having a semiconductor substrate comprised of one conductivity type semiconductor material, at least one insulation layer of silicon dioxide, and at least one semiconductor region insulated from said semiconductor substrate by said insulation layer and having a main surface substantially in the same plane as the main surface of said semiconductor substrate; an array of semiconductor memory elements formed in said semiconductor substrate, said array constituting a semiconductor memory; semiconductor elements formed in said semiconductor region, said semiconductor elements constituting a data processing unit for processing data stored in said semiconductor memory; and means for preventing warping of said wafer resulting from said thermal oxidation treatment process, said means comprising (1) the total area of the main surface of said wafer which is occupied by semiconductor regions insulated from said semiconductor substrate by insulation layers being less than 30% of the area of the main surface of said wafer which wafer area includes the total area of the main surfaces of said semiconductor regions and the total area of the main surfaces of said insulation layers, and (2) those portions of said semiconductor substrate which lie under at least part of said insulation layers and at least part of said array of semiconductor memory elements in said semiconductor substrate being integrally formed of said one conductivity type semiconductor material.
Claim 9
Dependent Claim
246 words
A semiconductor device, which is subjected to a thermal oxidation treatment process at a temperature of over 900° C. during manufacture of the device, comprising: a wafer having a semiconductor substrate comprised of one conductivity type semiconductor material, at least one insulation layer of silicon dioxide, and at least one semiconductor region insulated from said semiconductor substrate by said insulation layer and having a main surface substantially in the same plane as the main surface of said semiconductor substrate; an array of semiconductor memory elements formed in said semiconductor substrate, said array constituting a semiconductor memory; semiconductor elements formed in said semiconductor region, said semiconductor elements constituting a data processing unit for processing data stored in said semiconductor memory; and means for preventing warping of said wafer resulting from said thermal oxidation treatment process, said means comprising (1) the total area of the main surface of said wafer which is occupied by semiconductor regions insulated from said semiconductor substrate by insulation layers being less than 30% of the area of the main surface of said wafer which wafer area includes the total area of the main surfaces of said semiconductor regions and the total area of the main surfaces of said insulation layers, and (2) those portions of said semiconductor substrate which lie under at least part of said insulation layers and at least part of said array of semiconductor memory elements in said semiconductor substrate being integrally formed of said one conductivity type semiconductor material.
Claim 10
Dependent Claim
16 words
A semiconductor device according to claim 7, wherein said semiconductor substrate is formed of monocrystalline silicon.
Claim 11
Dependent Claim
39 words
A semiconductor device according to claim 8, wherein said at least one semiconductor region comprises a plurality of semiconductor regions and the semiconductor elements which are formed in said plurality of semiconductor regions are different channel type MOS transistors.
Claim 12
Dependent Claim
35 words
A semiconductor device according to claim 7, wherein said at least one semiconductor region comprises a plurality of semiconductor regions, the semiconductor elements formed in each of said semiconductor regions constituting a logic operation circuit.
Claim 13
Dependent Claim
37 words
A semiconductor device according to claim 7, wherein said at least one semiconductor region comprises a plurality of semiconductor regions and the semiconductor elements formed in said plurality of semiconductor regions are different channel type MOS transistors.
Claim 14
Dependent Claim
17 words
A semiconductor device according to claim 10, wherein said logic operation circuit comprises a central processing unit.
References Cited (Backward Citations)
US3393349A
Cited
US3327182A
Cited
US3871007A
Cited
US3791024A
Cited
US3858237A
Cited
US3865649A
Cited
US3832247A
Cited
US4146905A
Cited
US3990102A
Cited
US4079506A
Cited
JPS53147477A
Cited
US4286280A
Cited
US4242697A
Cited
JPS55128862A
Cited
JPS5658269A
Cited
JPS57130480A
Cited
US4472729A
Cited
JPS5844740A
Cited
US4502913A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-11-06 | 1993-05-08 | 1993-11-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-11-06 | 1997-05-08 | 1997-11-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-11-06 | 2001-05-08 | 2001-11-07 | $7700.00 | Window Closed / Lapsed |