US4646002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for high impedance broad band probe
Assignee: University of Minnesota System
•
Filing: 1984-05-10
•
Granted: 1987-02-24
•
Expires: 2004-05-10
Abstract
Abstract A zero capacitance measurement probe to be used to make electrical measurements at a broad range of frequencies without having the probe itself affect the measured values. The probe reduces internal capacitances in the solid state active elements or creates a negative impedance to counteract capacitance external capacitance. Elimination of capacitance is accomplished by adjusting gains and current flow within active elements and by insulating the elements from ground by an additional substrate and metalized layer.
Inventors
- 👤 Alfons A. Tuszyski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 17:38
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/0023; G01R17/00
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
142 words
A high impedance broadband probe for use in making electrical measurements comprising an active circuit element having a substrate and layers corresponding to an emitter, base and collector and with a base-to-substrate capacitance C BS and with a base-to-emitter capacitance C BE , the improvement comprising means for reducing C BE by providing a circuit having gain (K 1 ) at the emitter of the active element to be very close to but less than one and a positive number, and means for reducing base-to-collector capacitance (C BC ) having means for maintaining the gain of the collector (K 2 ) to be generally equally to gain (K 1 ) and means for providing a DC voltage source with low AC impedance between the collector and emitter which maintains the emitter and collector gains generally equal thereby reducing the C BC .
Claim 2
Dependent Claim
142 words
A high impedance broadband probe for use in making electrical measurements comprising an active circuit element having a substrate and layers corresponding to an emitter, base and collector and with a base-to-substrate capacitance C BS and with a base-to-emitter capacitance C BE , the improvement comprising means for reducing C BE by providing a circuit having gain (K 1 ) at the emitter of the active element to be very close to but less than one and a positive number, and means for reducing base-to-collector capacitance (C BC ) having means for maintaining the gain of the collector (K 2 ) to be generally equally to gain (K 1 ) and means for providing a DC voltage source with low AC impedance between the collector and emitter which maintains the emitter and collector gains generally equal thereby reducing the C BC .
Claim 3
Dependent Claim
33 words
A probe according to claim 1 wherein said DC voltage source includes an element which draws a differential current from the collector such that the collector and emitter currents will be maintained equal.
Claim 4
Dependent Claim
46 words
A probe according to claim 2 including means for reducing base-to-substrate capacitance including supporting said substrate atop a second substrate layering having a metalized layer thereon so that the two substrate layers are separated by the metal layer, thereby elevating the first substrate above ground potential.
Claim 5
Dependent Claim
54 words
A probe according to claim 3 including means for providing a positive feedback loop from the output to the input to reduce the input capacitance of the probe and including means to adjust the gain of the active elements in the probe to provide feedback current flow toward the input thereby cancelling input capacitance.
Claim 6
Dependent Claim
95 words
A high impedance broadband probe for use in making electrical measurements, comprising: a transistor having a substrate layer and base, emitter and collector and a collector gain to only slightly less than one, thereby reducing base-to-emitter capacitance, a gain at the collector generally equal to the gain at the emitter, thereby reducing the base-to-collector capacitance; and a metalized layer on the bottom of the substrate and a second substrate layer abutting the remaining surface of the metalized layer, thereby elevating the first substrate layer above ground potential and reducing the base capacitance of the transistor.
Claim 7
Dependent Claim
95 words
A high impedance broadband probe for use in making electrical measurements, comprising: a transistor having a substrate layer and base, emitter and collector and a collector gain to only slightly less than one, thereby reducing base-to-emitter capacitance, a gain at the collector generally equal to the gain at the emitter, thereby reducing the base-to-collector capacitance; and a metalized layer on the bottom of the substrate and a second substrate layer abutting the remaining surface of the metalized layer, thereby elevating the first substrate layer above ground potential and reducing the base capacitance of the transistor.
Claim 8
Dependent Claim
70 words
A multi-stage high impedance broadband buffer circuit for use in making electrical measurement without affecting the circuitry to be measured comprising an input and output and a capacitor connected therebetween and wherein the gain of the circuit is greater than one providing a positive feedback current flow through the capacitor, said flow thereby generating a negative input impedance to cancel the effects of input capacitances inherent in the buffer circuit.
Claim 9
Dependent Claim
70 words
A multi-stage high impedance broadband buffer circuit for use in making electrical measurement without affecting the circuitry to be measured comprising an input and output and a capacitor connected therebetween and wherein the gain of the circuit is greater than one providing a positive feedback current flow through the capacitor, said flow thereby generating a negative input impedance to cancel the effects of input capacitances inherent in the buffer circuit.
Claim 10
Dependent Claim
101 words
A high impedance broadband buffer circuit for use in making electrical measurements comprising a multi-stage amplifier, each stage having a predetermined gain and including a capacitor C f between the input and output of the circuit, the output being adjustable by a voltage divider network, and the input having an input voltage V in , and wherein a current I is caused to flow toward the input from the output when the overall gain K z is greater than 1 as calculated according to: I.sub.4 =(V.sub.in /Z)(1-K.sub.z) where K z is the overall gain input-output and where Z f =[1/(W·C)] (W=frequency).
Claim 11
Dependent Claim
101 words
A high impedance broadband buffer circuit for use in making electrical measurements comprising a multi-stage amplifier, each stage having a predetermined gain and including a capacitor C f between the input and output of the circuit, the output being adjustable by a voltage divider network, and the input having an input voltage V in , and wherein a current I is caused to flow toward the input from the output when the overall gain K z is greater than 1 as calculated according to: I.sub.4 =(V.sub.in /Z)(1-K.sub.z) where K z is the overall gain input-output and where Z f =[1/(W·C)] (W=frequency).
Claim 12
Independent Claim
57 words
A method of reducing input capacitance of a probe circuit employing an active transistor element having a base emitter and collector by the steps of adjusting the collector gain to approach but not equal unity to reduce base-to-emitter capacitance, and adjusting the collector current to be generally equal to the emitter current thereby reducing the base-to-collector capacitance.
Claim 13
Independent Claim
57 words
A method of reducing input capacitance of a probe circuit employing an active transistor element having a base emitter and collector by the steps of adjusting the collector gain to approach but not equal unity to reduce base-to-emitter capacitance, and adjusting the collector current to be generally equal to the emitter current thereby reducing the base-to-collector capacitance.
Claim 14
Dependent Claim
80 words
A multi-layered solid state signal amplifying device having first and second layers with a third gating layer sandwiched therebetween, the second layer atop a first substrate, the improvement comprising means to reduce capacitance at the gating layer including a metalized layer affixed to a second substrate on one surface and affixed to the bottom of said first substrate on the other surface thereof, so that the device is electrically elevated from ground potential by said second substrate and metalized layer.
Claim 15
Dependent Claim
80 words
A multi-layered solid state signal amplifying device having first and second layers with a third gating layer sandwiched therebetween, the second layer atop a first substrate, the improvement comprising means to reduce capacitance at the gating layer including a metalized layer affixed to a second substrate on one surface and affixed to the bottom of said first substrate on the other surface thereof, so that the device is electrically elevated from ground potential by said second substrate and metalized layer.
References Cited (Backward Citations)
US2881266A
Cited
US3099000A
Cited
US3371273A
Cited
US3300718A
Cited
US3418597A
Cited
US3452743A
Cited
US3363450A
Cited
US3283242A
Cited
US3543154A
Cited
US3646579A
Cited
US3710082A
Cited
US3879644A
Cited
US3798541A
Cited
US3710244A
Cited
US3781683A
Cited
US3732490A
Cited
US3993951A
Cited
US3893028A
Cited
US3873919A
Cited
US3867693A
Cited
US3893027A
Cited
US4015201A
Cited
US4023045A
Cited
US4038599A
Cited
US4016492A
Cited
US3995175A
Cited
US4039942A
Cited
US4053844A
Cited
US4132946A
Cited
US4045728A
Cited
US4057823A
Cited
US4209742A
Cited
US4145651A
Cited
US4152639A
Cited
US4204114A
Cited
US4214201A
Cited
US4195259A
Cited
US4205264A
Cited
US4189673A
Cited
US4201939A
Cited
US4232300A
Cited
US4219740A
Cited
US4498058A
Cited
US4492932A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-02-23 | 1990-08-25 | 1991-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-02-23 | 1994-08-25 | 1995-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-02-23 | 1998-08-25 | 1999-02-24 | $7700.00 | Window Closed / Lapsed |