US6971045B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reducing tester channels for high pinout integrated circuits
Assignee: Cyress Semiconductor Corp
•
Filing: 2002-05-20
•
Granted: 2005-11-29
•
Expires: 2022-05-20
Abstract
Abstract An integrated circuit generally comprising a plurality of input pads, an input circuit, and a core circuit. The input pads may be configured to receive a plurality of first input signals. The input circuit may be configured to generate a plurality of second input signals (i) equal to the first input signals while in an operational mode and (ii) responsive to a plurality of test vectors with timing generation determined by the first signals while in a test mode. The core circuit may be responsive to the second input signals.
Inventors
- 👤 Biswa M. Deb
- 👤 Rajat Gupta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:25
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/263; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3172; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31926; G01R31/31928
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
118 words
An integrated circuit comprising: a plurality of input pads configured to receive a plurality of first input signals; an input circuit configured to generate a plurality of second input signals (i) equal to said first input signals while in an operational mode and (ii) responsive to a plurality of test vectors with timing generation determined by said first input signals while in a test mode, wherein said input circuit comprises a data formatter configured to generate said second input signals in response to said first input signals and a plurality of test signals conveying said test vectors; and a core circuit configured to (i) directly receive said second input signals and (ii) respond to said second input signals.
Claim 2
Dependent Claim
118 words
An integrated circuit comprising: a plurality of input pads configured to receive a plurality of first input signals; an input circuit configured to generate a plurality of second input signals (i) equal to said first input signals while in an operational mode and (ii) responsive to a plurality of test vectors with timing generation determined by said first input signals while in a test mode, wherein said input circuit comprises a data formatter configured to generate said second input signals in response to said first input signals and a plurality of test signals conveying said test vectors; and a core circuit configured to (i) directly receive said second input signals and (ii) respond to said second input signals.
Claim 3
Dependent Claim
27 words
The integrated circuit according to claim 1 , wherein said data formatter comprises a plurality of multiplexers addressed by said first input signals and said test signals.
Claim 4
Dependent Claim
20 words
The integrated circuit according to claim 2 , wherein-said multiplexers are configurable to provide greater than four different logic functions.
Claim 5
Dependent Claim
24 words
The integrated circuit according to claim 3 , wherein said multiplexers are configurable between (i) an AND function and (ii) a pass through function.
Claim 6
Dependent Claim
31 words
The integrated circuit according to claim 1 , wherein said input circuit comprises a test vector generator configured to generate a plurality of test signals in response to a clock signal.
Claim 7
Dependent Claim
39 words
The integrated circuit according to claim 5 , wherein said test vector generator comprises a memory configured to (i) store said test vectors and (ii) generate said test signals in response to said test vectors and an address signal.
Claim 8
Dependent Claim
29 words
The integrated circuit according to claim 6 , wherein said test vector generator further comprises a counter configured to generate said address signal in response to said clock signal.
Claim 9
Dependent Claim
28 words
The integrated circuit according to claim 1 , wherein said input circuit comprises a switching matrix configured to interconnect said input pads in response to a control signal.
Claim 10
Dependent Claim
35 words
The integrated circuit according to claim 8 , wherein said input circuit further comprises a memory configured to (i) store said test vectors and (ii) generate said control signal in response to said test vectors.
Claim 11
Dependent Claim
89 words
The integrated circuit according to claim 1 , further comprising: an output circuit configured to (i) generate a plurality of second output signals equal to a plurality of first output signals generated by said core circuit while said output circuit has said operational mode and (ii) generate one of said second output signals in response to a comparison result of data in said first output signals to said test vectors while in said test mode; and a plurality of output pads configured to directly receive said second output signals.
Claim 12
Dependent Claim
95 words
An integrated circuit comprising: a core circuit configured to generate a plurality of first output signals; an output circuit configured to (i) generate a plurality of second output signals equal to said first output signals while in an operational mode and (ii) generate one of said second output signals in place of one of said first output signals in response to a comparison result of data in said first output signals to a plurality of test vectors while in a test mode; and a plurality of output pads configured to receive said second output signals.
Claim 13
Dependent Claim
95 words
An integrated circuit comprising: a core circuit configured to generate a plurality of first output signals; an output circuit configured to (i) generate a plurality of second output signals equal to said first output signals while in an operational mode and (ii) generate one of said second output signals in place of one of said first output signals in response to a comparison result of data in said first output signals to a plurality of test vectors while in a test mode; and a plurality of output pads configured to receive said second output signals.
Claim 14
Dependent Claim
44 words
The integrated circuit according to claim 11 , wherein said output circuit comprises a comparison circuit configured to generate a status signal conveying said comparison result in response to comparing said first output signals to a plurality of test signals conveying said test vectors.
Claim 15
Dependent Claim
36 words
The integrated circuit according to claim 12 , wherein said comparison circuit comprises a plurality of multiplexers configured to generate a plurality of intermediate signals in response to said first output signals and said test signals.
Claim 16
Dependent Claim
29 words
The integrated circuit according to claim 13 , wherein said comparison circuit further comprises a logic gate configured to generate said status signal in response to said intermediate signals.
Claim 17
Dependent Claim
28 words
The integrated circuit according to claim 12 , wherein said output circuit comprises a switching circuit configured to interconnect said output pads in response to a control signal.
Claim 18
Dependent Claim
35 words
The integrated circuit according to claim 15 , wherein said output circuit further comprises a memory configured to (i) store said test vectors and (ii) generate said control signal in response to said test vectors.
Claim 19
Dependent Claim
38 words
The integrated circuit according to claim 11 , wherein said output circuit comprises a multiplex circuit configured to generate said second output signals in response to said first output signals and a status signal conveying said comparison result.
Claim 20
Dependent Claim
33 words
The integrated circuit according to claim 17 , wherein said multiplex circuit comprises a plurality of multiplexers configured to multiplex said first output signals and said status signal into said second output signals.
Claim 21
Dependent Claim
126 words
An integrated circuit comprising: means for receiving a plurality of first input signals using a plurality of input pads; means for generating a plurality of second input signals (i) equal to said first input signals while in an operational mode and (ii) responsive to a plurality of test vectors with timing generation of said second input signals determined by said first signals while in a test mode, wherein said means for generating a plurality of second input signals comprises a data formatter configured to generate said second input signals in response to said first input signals and a plurality of test signals conveying said test vectors; and means responsive to said second input signals using a core circuit configured to directly receive said second input signals.
Claim 22
Dependent Claim
126 words
An integrated circuit comprising: means for receiving a plurality of first input signals using a plurality of input pads; means for generating a plurality of second input signals (i) equal to said first input signals while in an operational mode and (ii) responsive to a plurality of test vectors with timing generation of said second input signals determined by said first signals while in a test mode, wherein said means for generating a plurality of second input signals comprises a data formatter configured to generate said second input signals in response to said first input signals and a plurality of test signals conveying said test vectors; and means responsive to said second input signals using a core circuit configured to directly receive said second input signals.
References Cited (Backward Citations)
US3961254A
Cited
US4348759A
Cited
US4404519A
Cited
US4402055A
Cited
US4724379A
Cited
US4746855A
Cited
US4602210A
Cited
US4703484A
Cited
US4760330A
Cited
US4835464A
Cited
US4972413A
Cited
US4989209A
Cited
US5392297A
Cited
US5384533A
Cited
US5025205A
Cited
US5416919A
Cited
US5432797A
Cited
US5315241A
Cited
US5442643A
Cited
US5479652A
Cited
US5479652B1
Cited
US5481471A
Cited
US5566186A
Cited
US5525971A
Cited
US5457380A
Cited
US5973504A
Cited
US5712858A
Cited
US5553082A
Cited
US5640404A
Cited
US6073259A
Cited
US6122762A
Cited
US6097199A
Cited
US6134685A
Cited
US6128758A
Cited
US6865701B1
Cited
US6883129B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-11-28 | 2009-05-30 | 2009-11-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-11-28 | 2013-05-30 | 2013-11-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-11-28 | 2017-05-30 | 2017-11-29 | $7700.00 | Window Closed / Lapsed |