Testing method, testing circuit and semiconductor integrated circuit having testing circuit

Claim 2

A testing method of testing functions of a semiconductor integrated circuit which has a plurality of blocks each having a main block circuit part and an output part, the plurality of blocks including a first block and a second block, the output part of the first block being electrically connected to the main block circuit part of the second block, said testing method comprising the steps of: supplying a control signal to the output part of each of the first and second blocks in a normal mode so that the output part of the first block outputs first output data of the main block circuit part of the first block to the main block circuit part of the second block and so that the output part of the second block outputs second output data of the main block circuit part of the second block; supplying the control signal and first test data to the output part of the first block in a test mode so that the main block circuit part of the first block outputs first test output data and so that the output part of the first block outputs the first test data to the main block circuit part of the second block; supplying the control signal and second test data to the output part of the second block in the test mode so that the main block circuit part of the second block outputs second test output data and so that the output part of the second block outputs the second test data to the main block circuit part of another block; supplying, in the test mode, first test output data from the main block circuit part of the first block to the output part of the first block and second test output data from the main block circuit part of the second block to the output part of the second block; comparing the first test output data and the first test data in the output part of the first block in the test mode and outputting a first failure detection signal which is indicative of a failure in the first block when the compared first output data and first test data do not match in the first block; and comparing the second test output data and the second test data in the output part of the second block in the test mode and outputting a second failure detection signal which is indicative of a failure in the second block when the compared second output data and second test data do not match in the second block.

Claim 3

The testing method as claimed in claim 1 wherein each of said output parts includes a shift register, said first test data is supplied to the shift register of the output part of the first block, and the shift registers of the output parts of the second and subsequent blocks are respectively supplied with the second and subsequent test data including an output of the shift register of the output part in a previous block.

Claim 4

The testing method as claimed in claim 1 wherein each of said output parts include a shift register, and said first and second test data are independently supplied to the shift register of the output parts of the first and second blocks, respectively.

Claim 5

The testing method as claimed in claim 1 wherein a scan address is supplied to the output part of each of the first and second blocks to designate an output part which is to be tested.

Claim 6

A testing circuit in a semiconductor integrated circuit which has a plurality of blocks each having a main block circuit part and an output part, the plurality of blocks including a first block and a second block, the output part of the first block being electrically connected to the main block circuit part of the second block, said testing circuit comprising: means in the output part of each of the first and second blocks for receiving a control signal and for switching between a normal mode and a test mode based on the control signal; means in the output part of the first block for receiving first test data; means in the output part of the second block for receiving second test data; means in the output part of the first block for outputting from the output part of the first block, when in the normal mode, first output data of the main block circuit part of the first block to the main block circuit part of the second block and for outputting when in the test mode, the first test data from the output part of the first block to the main block circuit part of the second block and first test output data from the main block circuit part of the first block to the output part of the first block; means in the output part of the second block for outputting from the output part of the second block, when in the normal mode, second output data of the main block circuit part of the second block and for outputting, when in the test mode, the second test data from the output part of the second block to the main block circuit part of another block and second test output data from the main block circuit part of the second block to the output part of the second block; means for comparing the first test output data and the first test data in the output part of the first block in the test mode and for outputting a first failure detection signal which is indicative of a failure in the first block when the compared first test output data and first test data do not match in the first block; and means for comparing the second test output data and the second test data in the output part of the second block in the test mode and for outputting a second failure detection signal which is indicative of a failure in the second block when the compared second test output data and second test data do not match in the second block.

Claim 7

A testing circuit in a semiconductor integrated circuit which has a plurality of blocks each having a main block circuit part and an output part, the plurality of blocks including a first block and a second block, the output part of the first block being electrically connected to the main block circuit part of the second block, said testing circuit comprising: means in the output part of each of the first and second blocks for receiving a control signal and for switching between a normal mode and a test mode based on the control signal; means in the output part of the first block for receiving first test data; means in the output part of the second block for receiving second test data; means in the output part of the first block for outputting from the output part of the first block, when in the normal mode, first output data of the main block circuit part of the first block to the main block circuit part of the second block and for outputting when in the test mode, the first test data from the output part of the first block to the main block circuit part of the second block and first test output data from the main block circuit part of the first block to the output part of the first block; means in the output part of the second block for outputting from the output part of the second block, when in the normal mode, second output data of the main block circuit part of the second block and for outputting, when in the test mode, the second test data from the output part of the second block to the main block circuit part of another block and second test output data from the main block circuit part of the second block to the output part of the second block; means for comparing the first test output data and the first test data in the output part of the first block in the test mode and for outputting a first failure detection signal which is indicative of a failure in the first block when the compared first test output data and first test data do not match in the first block; and means for comparing the second test output data and the second test data in the output part of the second block in the test mode and for outputting a second failure detection signal which is indicative of a failure in the second block when the compared second test output data and second test data do not match in the second block.

Claim 8

The testing circuit as claimed in claim 5 wherein each of said output parts includes a shift register, said first test data is supplied to the shift register of the output part of the first block, and the shift registers of the output parts of the second and subsequent blocks are respectively supplied with the second and subsequent test data including an output of the shift register of the output part in a previous block.

Claim 9

The testing circuit as claimed in claim 5 wherein each of said output parts includes a shift register, and said first and second test data are independently supplied to the shift register of the output parts of the first and second blocks, respectively.

Claim 10

The testing circuit as claimed in claim 5 wherein a scan address is supplied to the output part of each of the first and second blocks to designate an output part which is to be tested.

Claim 11

A semiconductor integrated circuit comprising: a plurality of blocks each including a main block circuit part and an output part, the plurality of blocks including a first block and a second block, the output part of the first block being electrically connected to the main block circuit part of the second block; means in the output part of each of the first and second blocks for receiving a control signal and for switching between a normal mode and a test mode based on the control signal; means in the output part of the first block for receiving first test data; means in the output part of the second block for receiving second test data; means in the output part of the first block for outputting from the output part of the first block, when in the normal mode, first output data of the main block circuit part of the first block to the main block circuit part of the second block and outputting, when in the test mode, the first test data from the output part of the first block to the main block circuit part of the second block and first test output data from the main block circuit part of the first block to the output part of the first block;. means in the output part of the second block for outputting from the output part of the second block, when in the normal mode, second output data of the main block circuit part of the second block and for outputting,when in the test mode, the second test data from the output part of the second block to the main block circuit part of another block and second test output data from the main block circuit part of the second block to the output part of the second block; means for comparing the first output data and the first test data in the output part of the first block in the test mode and for outputting a first failure detection signal which is indicative of a failure in the first block when the compared first output data and first test data do not match in the first block; and means for comparing the second output data and the second test data in the output part of the second block in the test mode and for outputting a second failure detection signal which is indicative of a failure in the second block when the compared second output data and second test data do not match in the second block.

Claim 12

A semiconductor integrated circuit comprising: a plurality of blocks each including a main block circuit part and an output part, the plurality of blocks including a first block and a second block, the output part of the first block being electrically connected to the main block circuit part of the second block; means in the output part of each of the first and second blocks for receiving a control signal and for switching between a normal mode and a test mode based on the control signal; means in the output part of the first block for receiving first test data; means in the output part of the second block for receiving second test data; means in the output part of the first block for outputting from the output part of the first block, when in the normal mode, first output data of the main block circuit part of the first block to the main block circuit part of the second block and outputting, when in the test mode, the first test data from the output part of the first block to the main block circuit part of the second block and first test output data from the main block circuit part of the first block to the output part of the first block;. means in the output part of the second block for outputting from the output part of the second block, when in the normal mode, second output data of the main block circuit part of the second block and for outputting,when in the test mode, the second test data from the output part of the second block to the main block circuit part of another block and second test output data from the main block circuit part of the second block to the output part of the second block; means for comparing the first output data and the first test data in the output part of the first block in the test mode and for outputting a first failure detection signal which is indicative of a failure in the first block when the compared first output data and first test data do not match in the first block; and means for comparing the second output data and the second test data in the output part of the second block in the test mode and for outputting a second failure detection signal which is indicative of a failure in the second block when the compared second output data and second test data do not match in the second block.

Claim 13

The semiconductor integrated circuit as claimed in claim 9 wherein said first test data is supplied to the output part of a first block, and the output parts of the second and subsequent blocks are respectively supplied with the second and subsequent test data including an output of the output part of a previous block.

Claim 14

The semiconductor integrated circuit as claimed in claim 10 wherein each output part of the first and second blocks includes i) a shift register part which respectively receive the first and second test data and ii) a selector part which respectively receive the first and second output data and respectively receive the first and second test data via the corresponding shift register part.

Claim 15

The semiconductor integrated circuit as claimed in claim 11 wherein said shift register part comprises a plurality of flip-flops which are connected in series.

Claim 16

The semiconductor integrated circuit as claimed in claim 9 wherein said first and second test data are independently supplied to the output parts of the first and second blocks, respectively.

Claim 17

The semiconductor integrated circuit as claimed in claim 13 wherein each output part of the first and second blocks includes i) a shift register part which respectively receive the first and second test data and ii) a selector part which respectively receive the first and second output data and respectively receive the first and second test data via the corresponding shift register part.

Claim 18

The semiconductor integrated circuit as claimed in claim 14 wherein said shift register part comprises a plurality of flip-flops which are connected in series.

Claim 19

The semiconductor integrated circuit as claimed in claim 9 wherein a scan address is supplied to the output part of each of the first and second blocks to designate an output part which is to be tested.

Claim 20

The semiconductor integrated circuit as claimed in claim 16 wherein each output part of the first and second blocks includes i) a scan latch part which receives the scan address together with a scan clock signal, and ii) a selector part which respectively receive the first and second output data and respectively receive an output of the scan latch part as the first and second test data.

Claim 21

The semiconductor integrated circuit as claimed in claim 17 wherein said scan latch part comprises a plurality of latch circuits for receiving corresponding bits of the scan address and the scan clock signal.

Claim 22

The semiconductor integrated circuit as claimed in claim 9 which further comprises interconnections associated with the test mode, said interconnections being only connected to the output part of each of the first and second blocks.