← Back to Patent Explorer
US5070296A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit interconnections testing

Assignee: Samsung Electronics Co Ltd
•
Filing: 1990-06-22
•
Granted: 1991-12-03
•
Expires: 2010-06-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A test system for determination of the integrity of interconnections between integrated circuits based on test circuit portions provided in such integrated circuits which are subject to signals from the inputs that might vary in value because of faulty interconnections. The values on such inputs are set, in the absence of input signals reaching them, by switchable resistances in the corresponding test circuit portions each of which can couple a predetermined signal value to a corresponding input, but which can also be overridden by signals supplied to that input across the corresponding interconnection from a source thereof.

Inventors

  • 👤 Gordon W. Priebe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 23:17
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/282; G01R31/2831

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 362 words
A test system for testing interconnections extending at least in part along a surface of a structure to one or more integrated circuits mounted on that structure, said test system comprising: a first integrated circuit mounted on said structure with a first said interconnection extending to a first input signal region therein, said first integrated circuit having both operating circuits and test circuits contained therein electrically connected to said first input signal region with at least a first portion of said test circuits being capable of being selected by control signals provided at a control signal region in said first integrated circuit to retain therein at least temporarily one or more portions of input signals provided at said first input signal region, said test circuits further being capable of providing response signals at least at one output signal region of said first integrated circuit in response to input signals retained in said test circuits first portion from said first input signal region, said test circuits first portion having therein a switchable resistance means electrically connected between said first input signal region and a first selected source of voltage and being additionally capable, if selected, of switching said switchable resistance means from being substantially an open circuit between said first input signal region and said first selected source of voltage to providing a selected resistance value therebetween in response to said control signals; a test control signal source means electrically connected to said first integrated circuit control signal region and capable of providing selected control signals thereto to cause said test circuits first portion resistance means to switch between providing a substantially open circuit and providing a selected resistance value between said first input signal region and said first selected source of voltage; a test signal source means electrically connected to said first interconnection at a location differing from that at which said first interconnection is connected to said first integrated circuit first input signal region, said test signal source means being capable of providing selected test signals on said first interconnection; and a test response receipt means electrically connected to said first integrated circuit output signal region to receive said response signals.
Claim 2
Dependent Claim 362 words
A test system for testing interconnections extending at least in part along a surface of a structure to one or more integrated circuits mounted on that structure, said test system comprising: a first integrated circuit mounted on said structure with a first said interconnection extending to a first input signal region therein, said first integrated circuit having both operating circuits and test circuits contained therein electrically connected to said first input signal region with at least a first portion of said test circuits being capable of being selected by control signals provided at a control signal region in said first integrated circuit to retain therein at least temporarily one or more portions of input signals provided at said first input signal region, said test circuits further being capable of providing response signals at least at one output signal region of said first integrated circuit in response to input signals retained in said test circuits first portion from said first input signal region, said test circuits first portion having therein a switchable resistance means electrically connected between said first input signal region and a first selected source of voltage and being additionally capable, if selected, of switching said switchable resistance means from being substantially an open circuit between said first input signal region and said first selected source of voltage to providing a selected resistance value therebetween in response to said control signals; a test control signal source means electrically connected to said first integrated circuit control signal region and capable of providing selected control signals thereto to cause said test circuits first portion resistance means to switch between providing a substantially open circuit and providing a selected resistance value between said first input signal region and said first selected source of voltage; a test signal source means electrically connected to said first interconnection at a location differing from that at which said first interconnection is connected to said first integrated circuit first input signal region, said test signal source means being capable of providing selected test signals on said first interconnection; and a test response receipt means electrically connected to said first integrated circuit output signal region to receive said response signals.
Claim 3
Dependent Claim 119 words
The apparatus of claim 1 wherein said selected test signals supplied by said test signal source means are voltage signals, and wherein said test circuits first portion, if selected and directed by said control signals to switch said switchable resistance means therein to provide said selected resistance value between said first integrated circuit first input signal region and said first selected source of voltage, provides a sufficient resistance value so that voltage levels on said first interconnection will substantially equal those voltage levels present in said selected test signals as provided by said test signal source means if said first interconnection extends without interruption between said test signal source means and said first integrated circuit first input signal region.
Claim 4
Dependent Claim 27 words
The apparatus of claim 2 wherein said test circuits first portion resistance means comprises a resistance of said sufficient resistance value in series with a transistor switch.
Claim 5
Dependent Claim 42 words
The apparatus of claim 2 wherein said test circuits first portion resistance means comprises a CMOS field-effect transistor with a length-to-width ratio selected to provide said sufficient resistance value between its drain and source if said transistor is in an "on" condition.
Claim 6
Dependent Claim 248 words
The apparatus of claim 1 wherein said first integrated circuit has a second signal input region therein with a second said interconnection extending thereto, said test circuits having a second portion thereof which is capable of being selected by said control signals provided at said control signal region in said first integrated circuit to retain therein at least temporarily one or more portions of input signals provided at said second input signal region, said test circuits second portion having therein a switchable resistance means electrically connected between said second input signal region and a second selected source of voltage and being additionally capable, if selected, of switching said switchable resistance means from being substantially an open circuit between said second input signal region and said second selected source of voltage to providing a selected resistance value therebetween in response to said control signals, and wherein said test control signal source means is capable of providing selected control signals which will cause said test circuits second portion resistance means to switch between providing a substantially open circuit and providing a selected resistance value between said second input signal region and said second selected source of voltage, and wherein further said test signal source means is electrically connected to said second interconnection at a location differing from that at which said second interconnection is connected to said first integrated circuit second input signal region, said test signal source means being capable of providing selected test signals on said second interconnection.
Claim 7
Dependent Claim 119 words
The apparatus of claim 5 wherein said selected test signals supplied by said test signal source means are voltage signals, and wherein said test circuits second portion, if selected and directed by said control signals to switch said switchable resistance means therein to provide said selected resistance value between said first integrated circuit second input signal region and said second selected source of voltage, provides a sufficient resistance value so that voltage levels on said second interconnection will substantially equal those voltage levels present in said selected test signals as provided by said test signal source means if said second interconnection extends without interruption between said test signal source means and said first integrated circuit second input signal region.
Claim 8
Dependent Claim 27 words
The apparatus of claim 6 wherein said test circuits second portion resistance means comprises a resistance of said sufficient resistance value in series with a transistor switch.
Claim 9
Dependent Claim 42 words
The apparatus of claim 6 wherein said test circuits second portion resistance means comprises a CMOS field-effect transistor with a length-to-width ratio selected to provide said sufficient resistance value between its drain and source if said transistor is in an "on" condition.
Claim 10
Dependent Claim 84 words
The apparatus of claim 1 wherein said test signal source means comprises a second integrated circuit mounted on said structure and having an output signal region electrically connected to said first interconnection, said second integrated circuit having both operating circuits and test circuits therein with a first portion of said test circuits being capable of being selected by control signals provided at a control input signal region of said second integrated circuit to provide output signals on said second integrated circuit output signal region.
Claim 11
Dependent Claim 39 words
The apparatus of claim 9 wherein said output signals which are provided on said second integrated circuit output signal region are representative of signals supplied to said second integrated circuit test circuits at a test signal region connected thereto.
Claim 12
Dependent Claim 58 words
The apparatus of claim 9 wherein said first integrated circuit test circuits are electrically connected to said second integrated circuit test circuits between a test signal region in each thereby permitting signals to be transferred from said second integrated circuit test circuits to said first integrated circuit test circuits first portion while avoiding use of said first interconnection.
Claim 13
Dependent Claim 32 words
The apparatus of claim 11 wherein said test signal regions of said first and second integrated circuits are electrically connected by a second said interconnection extending along a surface of said structure.
Claim 14
Dependent Claim 43 words
The apparatus of claim 9 wherein said test signal source means further comprises an external test signal source which is electrically connected to a second interconnection extending along a surface of said structure to a signal receiving region of said second integrated circuit.
Claim 15
Dependent Claim 49 words
The apparatus of claim 1 wherein said test signal source means comprises an external test signal source which is capable of being electrically connected to said first interconnection at a location other than that where said first interconnection is electrically connected to said first integrated circuit input signal region.
Claim 16
Dependent Claim 37 words
The apparatus of claim 1 wherein said test control signal source means comprises a second integrated circuit mounted on said structure and having an output signal region electrically connected to said first integrated circuit control signal region.
Claim 17
Dependent Claim 44 words
The apparatus of claim 15 wherein said test control signal source means further comprises an external control signal source which is electrically connected to a second interconnection extending along a surface of said structure to a control signal region of said second integrated circuit.
Claim 18
Dependent Claim 58 words
The apparatus of claim 15 wherein said second integrated circuit has both operating circuits and test circuits therein with a first portion of said test circuits being capable of being selected by control signals provided at a control input signal region of said second integrated circuit to provide output signals on said second integrated circuit output signal region.
Claim 19
Dependent Claim 45 words
The apparatus of claim 17 wherein said test control signal source means further comprises an external control signal source which is electrically connected to a second said interconnection extending along a surface of said structure to said control signal region of said second integrated circuit.
Claim 20
Dependent Claim 36 words
The apparatus of claim 15 wherein said second integrated circuit output signal region is electrically connected to said first integrated circuit control signal region by a second said interconnection extending along a surface of said structure.
Claim 21
Dependent Claim 44 words
The apparatus of claim 1 wherein said test control signal source means comprises an external control signal source which is electrically connected to a second said interconnection extending along a surface of said structure to said control signal region of said first integrated circuit.

References Cited (Backward Citations)

US3801905A Cited
US4395767A Cited
US4638246A Cited
US4743841A Cited
US4742293A Cited
US4857833A Cited
US4791359A Cited
US4812742A Cited
US4904883A Cited
US4904883B1 Cited
US4894605A Cited
US4914379A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-12-02 1995-06-03 1995-12-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-12-02 1999-06-03 1999-12-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-12-02 2003-06-03 2003-12-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag