Patent US6678850B2 successfully refreshed from Google Patents.
US6678850B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Distributed interface for parallel testing of multiple devices using a single tester channel
Assignee: FormFactor Inc
•
Filing: 2002-11-06
•
Granted: 2004-01-13
•
Expires: 2022-11-06
Abstract
Abstract A system for testing a number of integrated circuit (IC) devices under test (DUTs) having interface circuitry coupled to a single or multi-channel tester for receiving data values from the tester and providing error information concerning the DUTs. The interface circuitry forwards data values (received from the tester over a single channel) to a number of DUTs in parallel. The circuitry performs comparisons using data values read from the DUTs, and in response generates error values indicative of the comparison. The error values may then be returned to the tester over the same or a different channel.
Inventors
- 👤 Richard S. Roy
- 👤 Charles A. Miller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:03
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/48; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31905; G01R31/31917; G01R31/31926; G01R31/3193; G11C29/56; G11C29/12; G11C29/18; G11C29/26; G11C2029/2602; G11C2029/5606; H; H10; H10W; H10W90/00; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
127 words
A probe card assembly comprising: a plurality of electrical contacts configured to make electrical connections with a semiconductor tester; a plurality of probes disposed to contact a plurality of semiconductor devices to be tested; and interface circuitry comprising: receiving circuitry configured to receive from said semiconductor tester through ones of said electrical contacts test data, a location in one of said semiconductor devices, and expected response data; writing circuitry configured to write through ones of said probes copies of said test data to said location in at least two of said plurality of semiconductor devices; and reading circuitry configured to read through ones of said probes actual response data generated by each of said at least two of said semiconductor devices in response to said test data.
Claim 2
Dependent Claim
127 words
A probe card assembly comprising: a plurality of electrical contacts configured to make electrical connections with a semiconductor tester; a plurality of probes disposed to contact a plurality of semiconductor devices to be tested; and interface circuitry comprising: receiving circuitry configured to receive from said semiconductor tester through ones of said electrical contacts test data, a location in one of said semiconductor devices, and expected response data; writing circuitry configured to write through ones of said probes copies of said test data to said location in at least two of said plurality of semiconductor devices; and reading circuitry configured to read through ones of said probes actual response data generated by each of said at least two of said semiconductor devices in response to said test data.
Claim 3
Dependent Claim
42 words
The probe card assembly of claim 1 , wherein said interface circuitry further comprises comparing circuitry configured to compare said expected response data received from said tester with said actual response data read from each of said at least two semiconductor devices.
Claim 4
Dependent Claim
57 words
The probe card assembly of claim 2 , wherein said interface circuitry further comprises transmitting circuitry configured to transmit through ones of said tester electrical contacts a result of said comparison of said expected response data received from said tester with said actual response data read from each of said at least two of said semiconductor devices.
Claim 5
Dependent Claim
47 words
The probe card assembly of claim 2 , wherein said interface circuitry further comprises an electronic memory configured to store a result of said comparison of said expected response data with said actual response data read from each of said at least two of said semiconductor devices.
Claim 6
Dependent Claim
29 words
The probe card assembly of claim 1 further comprising: an interface board on which said electrical contacts are disposed; and a space transformer on which said probes are disposed.
Claim 7
Dependent Claim
29 words
The probe card assembly of claim 5 , wherein at least one of said receiving circuitry, said writing circuitry, and said reading circuitry is disposed on said space transformer.
Claim 8
Dependent Claim
26 words
The probe card assembly of claim 5 , wherein said receiving circuitry, said writing circuitry, and said reading circuitry compose one or more integrated circuit chips.
Claim 9
Dependent Claim
24 words
The probe card assembly of claim 7 , wherein each of said one or more integrated circuit chips is disposed on said space transformer.
Claim 10
Dependent Claim
43 words
The probe card assembly of claim 8 , wherein said plurality of probes is disposed on a first surface of said space transformer, and each of said one or more integrated circuit chips is disposed on a second surface of said space transformer.
Claim 11
Dependent Claim
25 words
The probe card assembly of claim 9 , wherein said first surface of said space transformer is opposite said second surface of said space transformer.
Claim 12
Dependent Claim
31 words
The probe card assembly of claim 1 , wherein said plurality of probes is configured to contact said plurality of semiconductor devices while said semiconductor devices are in unsingulated wafer form.
Claim 13
Dependent Claim
107 words
A probe card assembly comprising: tester interface means for making electrical connections with a semiconductor tester; probe means for contacting a plurality of semiconductor devices to be tested; receiving means for receiving through said tester interface means test data, a location in one of said semiconductor devices, and expected response data; writing means for writing through said probe means copies of said test data to said location in at least two of said plurality of semiconductor devices; and reading means for reading through said probe means actual response data generated by each of said at least two of said semiconductor devices in response to said test data.
Claim 14
Dependent Claim
107 words
A probe card assembly comprising: tester interface means for making electrical connections with a semiconductor tester; probe means for contacting a plurality of semiconductor devices to be tested; receiving means for receiving through said tester interface means test data, a location in one of said semiconductor devices, and expected response data; writing means for writing through said probe means copies of said test data to said location in at least two of said plurality of semiconductor devices; and reading means for reading through said probe means actual response data generated by each of said at least two of said semiconductor devices in response to said test data.
Claim 15
Dependent Claim
36 words
The probe card assembly of claim 12 further comprising comparing means for comparing said expected response data received from said tester with said actual response data read from each of said at least two semiconductor devices.
Claim 16
Dependent Claim
49 words
The probe card assembly of claim 13 further comprising transmitting means for transmitting through said tester interface means a result of said comparison of said expected response data received from said tester with said actual response data read from each of said at least two of said semiconductor devices.
Claim 17
Dependent Claim
44 words
The probe card assembly of claim 13 further comprising memory means for storing a result of said comparison of said expected response data received from said tester with said actual response data read from each of said at least two of said semiconductor devices.
Claim 18
Independent Claim
101 words
A method of testing a plurality of semiconductor devices comprising: generating at a semiconductor tester test data and location data identifying a location on one of said semiconductor devices; transmitting said test data and said location data to a probe card assembly; writing said test data from said probe card assembly to said location on at least two of said semiconductor devices; generating at said semiconductor tester expected response data; transmitting said expected response data to said probe card assembly; and reading at said probe card assembly actual response data from each of said at least two of said semiconductor devices.
Claim 19
Independent Claim
101 words
A method of testing a plurality of semiconductor devices comprising: generating at a semiconductor tester test data and location data identifying a location on one of said semiconductor devices; transmitting said test data and said location data to a probe card assembly; writing said test data from said probe card assembly to said location on at least two of said semiconductor devices; generating at said semiconductor tester expected response data; transmitting said expected response data to said probe card assembly; and reading at said probe card assembly actual response data from each of said at least two of said semiconductor devices.
Claim 20
Dependent Claim
33 words
The method of claim 16 further comprising comparing at said probe card assembly said expected response data received with said actual response data read from each of said at least two semiconductor devices.
Claim 21
Dependent Claim
44 words
The method of claim 17 further comprising transmitting from said probe card assembly to said semiconductor tester a result of said comparison of said expected response data with said actual response data read from each of said at least two of said semiconductor devices.
Claim 22
Dependent Claim
40 words
The method of claim 17 further comprising storing at said probe card assembly a result of said comparison of said expected result data with said actual result data read from each of said at least two of said semiconductor devices.
Claim 23
Dependent Claim
17 words
The method of claim 16 , wherein said plurality of semiconductor devices are in unsingulated wafer form.
References Cited (Backward Citations)
US3821645A
Cited
US4500836A
Cited
US4370746A
Cited
US4455654B1
Cited
US4455654A
Cited
US4517512A
Cited
US4773028A
Cited
JPS6199876A
Cited
US6330164B1
Cited
US4942576A
Cited
US5625297A
Cited
US5070297A
Cited
US5461310A
Cited
US5357523A
Cited
US5404099A
Cited
US5442282A
Cited
US5648661A
Cited
US5557559A
Cited
JPH0627195A
Cited
US5243274A
Cited
US5497079A
Cited
US5666049A
Cited
US6184053B1
Cited
US6064213A
Cited
US5682472A
Cited
US5506499A
Cited
US5546405A
Cited
US5642054A
Cited
US5736850A
Cited
US5839100A
Cited
US5689515A
Cited
US5995915A
Cited
US5923178A
Cited
US5910895A
Cited
US6087843A
Cited
US5995424A
Cited
US5794175A
Cited
US6181145B1
Cited
US6064948A
Cited
US6246250B1
Cited
US6275962B1
Cited
US6256760B1
Cited
US6499121B1
Cited
US6184048B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-01-12 | 2007-07-14 | 2008-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-01-12 | 2011-07-14 | 2012-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-01-12 | 2015-07-14 | 2016-01-13 | $7700.00 | Window Closed / Lapsed |