US6499121B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Distributed interface for parallel testing of multiple devices using a single tester channel
Assignee: FormFactor Inc
•
Filing: 1999-03-01
•
Granted: 2002-12-24
•
Expires: 2019-03-01
Abstract
Abstract A system for testing a number of integrated circuit (IC) devices under test (DUTs) having interface circuitry coupled to a single or multi-channel tester for receiving data values from the tester and providing error information concerning the DUTs. The interface circuitry forwards data values (received from the tester over a single channel) to a number of DUTs in parallel. The circuitry performs comparisons using data values read from the DUTs, and in response generates error values indicative of the comparison. The error values may then be returned to the tester over the same or a different channel.
Inventors
- 👤 Richard S. Roy
- 👤 Charles A. Miller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 16:18
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/48; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31905; G01R31/31917; G01R31/31926; G01R31/3193; G11C29/56; G11C29/12; G11C29/18; G11C29/26; G11C2029/2602; G11C2029/5606; H; H10; H10W; H10W90/00; H10W90/701; H10W90/721; H10W90/724
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
399 words
A contact assembly comprising: two or more sets of first elements, each set of elements is to contact a plurality of signal locations of a separate device under test (DUT); and first circuitry having an input to be coupled to a set of I/O lines of a tester and an output coupled to the two or more sets of elements, to provide a write data value, received from the tester, on each set of said elements, the circuitry being further configured to read from each DUT a read data value, in response to receiving a read command from the tester over the set of I/O lines, perform a comparison between said read data value and an expected data value received from the tester, to determine an error in each DUT, and send an error value, indicative of the error in each DUT, to the tester over the set of tester I/O lines, wherein the first circuitry is coupled to receive the write data value over one or more data lines of the set of I/O lines, and the error value is to be carried by said one or more data lines used to carry the write data value; two or more sets of second elements, each set of second elements to contact a plurality of signal locations of a separate device under test (DUT); and second circuitry having an input to be coupled to a further set of I/O lines of the tester and an output coupled to the two or more sets of second elements, to provide a write data value, received from the tester and carried by one or more data lines of the further set of I/O lines, on each set of said second elements, the second circuitry being further configured to read from each DUT that is contacted by the second elements a read data value, in response to receiving a read from the tester over the further set of I/O lines, perform a comparison using said read data value to determine an error in each DUT, and send a second error value, indicative of the error in each DUT that is contacted by the second elements, to the tester over the further set of I/O lines, the second error value to be carried by said one or more data lines in the further set of I/O lines used to carry the write data value.
Claim 2
Dependent Claim
399 words
A contact assembly comprising: two or more sets of first elements, each set of elements is to contact a plurality of signal locations of a separate device under test (DUT); and first circuitry having an input to be coupled to a set of I/O lines of a tester and an output coupled to the two or more sets of elements, to provide a write data value, received from the tester, on each set of said elements, the circuitry being further configured to read from each DUT a read data value, in response to receiving a read command from the tester over the set of I/O lines, perform a comparison between said read data value and an expected data value received from the tester, to determine an error in each DUT, and send an error value, indicative of the error in each DUT, to the tester over the set of tester I/O lines, wherein the first circuitry is coupled to receive the write data value over one or more data lines of the set of I/O lines, and the error value is to be carried by said one or more data lines used to carry the write data value; two or more sets of second elements, each set of second elements to contact a plurality of signal locations of a separate device under test (DUT); and second circuitry having an input to be coupled to a further set of I/O lines of the tester and an output coupled to the two or more sets of second elements, to provide a write data value, received from the tester and carried by one or more data lines of the further set of I/O lines, on each set of said second elements, the second circuitry being further configured to read from each DUT that is contacted by the second elements a read data value, in response to receiving a read from the tester over the further set of I/O lines, perform a comparison using said read data value to determine an error in each DUT, and send a second error value, indicative of the error in each DUT that is contacted by the second elements, to the tester over the further set of I/O lines, the second error value to be carried by said one or more data lines in the further set of I/O lines used to carry the write data value.
Claim 3
Dependent Claim
21 words
The contact assembly of claim 1 wherein the first and second circuitry are formed as separate application specific integrated circuits (ASICs).
Claim 4
Dependent Claim
29 words
The contact assembly of claim 1 in combination with said tester having a set of I/O lines coupled to the input of the first circuitry in said contact assembly.
Claim 5
Dependent Claim
25 words
The contact assembly of claim 1 in combination with said tester, wherein the tester is configured to test a DUT as being a memory device.
Claim 6
Dependent Claim
53 words
The contact assembly and tester combination of claim 4 wherein each bit of the error value is to be carried on a separate one of said one or more data lines of the set of I/O lines, an error status of each DUT being represented by a separate bit of the error value.
Claim 7
Dependent Claim
29 words
The contact assembly of claim 1 wherein the sets of first and second elements are configured to contact each DUT as part of a packaged semiconductor integrated circuit device.
Claim 8
Dependent Claim
64 words
The contact assembly of claim 1 wherein the read data value and the error value are each no more than M bits long, the data lines of each set of I/O lines are M bits wide, and the error value contains information regarding errors in corresponding locations of two or more DUTs each of which can store data values up to M bits long.
Claim 9
Dependent Claim
23 words
The contact assembly of claim 1 wherein the error value does not indicate an exact bit location of an error in the DUTs.
Claim 10
Dependent Claim
57 words
The contact assembly of claim 1 wherein the first and second circuitry is to communicate with each DUT as being a memory device, and wherein the error value represents a difference between a data value read from a memory device and an expected data value received by the first and second circuitry for a predefined memory address.
References Cited (Backward Citations)
US3821645A
Cited
US4500836A
Cited
US4370746A
Cited
US4455654A
Cited
US4455654B1
Cited
US4517512A
Cited
US4773028A
Cited
US6330164B1
Cited
US4942576A
Cited
US5625297A
Cited
US5070297A
Cited
US5461310A
Cited
US5357523A
Cited
US5404099A
Cited
US5442282A
Cited
US5648661A
Cited
JPH0627195A
Cited
US5243274A
Cited
US5497079A
Cited
US6184053B1
Cited
US6064213A
Cited
US5682472A
Cited
US5506499A
Cited
US5546405A
Cited
US5642054A
Cited
US5736850A
Cited
US5839100A
Cited
US5689515A
Cited
US5995915A
Cited
US5923178A
Cited
US5910895A
Cited
US6087843A
Cited
US5995424A
Cited
US5794175A
Cited
US6064948A
Cited
US6246250B1
Cited
US6275962B1
Cited
US6256760B1
Cited
US6184048B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-12-23 | 2006-06-24 | 2006-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-12-23 | 2010-06-24 | 2010-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-12-23 | 2014-06-24 | 2014-12-24 | $7700.00 | Window Closed / Lapsed |