US6538469B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Technique to test an integrated circuit using fewer pins
Assignee: Altera Corp
•
Filing: 2000-07-31
•
Granted: 2003-03-25
•
Expires: 2020-07-31
Abstract
Abstract A technique to implement functions requiring fewer pins of an integrated circuit to serially transfer data into the integrated circuit for multiple logic blocks. By reducing the required pins, this permits downbonding of the integrated circuit into a package with fewer pins. This technique may be used to implement test Functions in a programmable logic device. Test data may be serially input using a test pin ( 410 ) for two or more columns ( 320 ) of logic blocks. The test data is stored in an A resister ( 330 ), and may be later transferred into a B register ( 335 ).
Inventors
- 👤 Khai Nguyen
- 👤 Chiakang Sung
- 👤 Bonnie Wang
- 👤 Joseph Huang
- 👤 Xiaobao Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:11
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; H03K19/17764; G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516; G01R31/318533; G01R31/318555; H03K19/17736; H03K19/17744; G06; G06F; G06F11/00; G06F11/22; G06F11/2273
Claims Analysis
Total Claims: 43
Claim 1
Independent Claim
115 words
A programmable logic circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising first conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins to interface with signals external to the programmable circuit, wherein each of the test pins provides test data to at least two columns of logic blocks; a first register for two columns of logic blocks, wherein test data is loaded into the first register via one test pin; and a second register for two columns of logic blocks, wherein test data stored in the first register is loaded into the second register in parallel.
Claim 2
Dependent Claim
115 words
A programmable logic circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising first conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins to interface with signals external to the programmable circuit, wherein each of the test pins provides test data to at least two columns of logic blocks; a first register for two columns of logic blocks, wherein test data is loaded into the first register via one test pin; and a second register for two columns of logic blocks, wherein test data stored in the first register is loaded into the second register in parallel.
Claim 3
Dependent Claim
127 words
A programmable logic circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising first conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins to interface with signals external to the programmable circuit, wherein each of the test pins provides test data to at least two columns of logic blocks; a fist multiplexer coupled to selectively pass a first signal from a test pin or a second signal to a first multiplexer output; a first flip-flop, coupled to the first multiplexer output; a second flip-flop, coupled to a first flip-flop output; and a second multiplexer, coupled to a second flip-flop output, a second multiplexer output coupled to a logic block.
Claim 4
Dependent Claim
127 words
A programmable logic circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising first conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins to interface with signals external to the programmable circuit, wherein each of the test pins provides test data to at least two columns of logic blocks; a fist multiplexer coupled to selectively pass a first signal from a test pin or a second signal to a first multiplexer output; a first flip-flop, coupled to the first multiplexer output; a second flip-flop, coupled to a first flip-flop output; and a second multiplexer, coupled to a second flip-flop output, a second multiplexer output coupled to a logic block.
Claim 5
Dependent Claim
31 words
The programmable logic circuit of claim 2 wherein the first flip-flop is further coupled to a first clock line and the second flip-flop is further coupled to a second clock line.
Claim 6
Dependent Claim
20 words
The programmable logic circuit of claim 2 wherein the second multiplexer is further coupled to a second flip-flop inverted output.
Claim 7
Dependent Claim
90 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a plurality of test pins; a first plurality of registers, each selectively coupled to one of the plurality of test pins; and a second plurality of registers, each coupled between one of the first plurality of registers and a column of logic array blocks.
Claim 8
Dependent Claim
90 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a plurality of test pins; a first plurality of registers, each selectively coupled to one of the plurality of test pins; and a second plurality of registers, each coupled between one of the first plurality of registers and a column of logic array blocks.
Claim 9
Dependent Claim
50 words
The programmable logic circuit of claim 5 wherein each of the first plurality of registers comprises a first clock line, and test data is serially shifted from the plurality of test pins to the first plurality of registers under control of a first clock signal on the first clock line.
Claim 10
Dependent Claim
51 words
The programmable logic circuit of claim 6 wherein each of the second plurality of registers comprises a second clock line, and test data is transferred in parallel from the first plurality of registers to the second plurality of registers under control of a second clock signal on the second clock line.
Claim 11
Dependent Claim
42 words
The programmable logic circuit of claim 7 wherein each of the first plurality of registers comprises: a plurality of flip-flops arranged in a serial chain, a first flip-flop in the serial chain selectively coupled to one of the plurality of test pins.
Claim 12
Dependent Claim
76 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a first register selectively coupled to the test pin; and a second register coupled between the first register and at least two columns of logic array blocks.
Claim 13
Dependent Claim
76 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a first register selectively coupled to the test pin; and a second register coupled between the first register and at least two columns of logic array blocks.
Claim 14
Dependent Claim
26 words
The programmable logic device of claim 9 wherein the first register comprises a chain of flip-flops, each having an input, an output, and a clock input.
Claim 15
Dependent Claim
51 words
The programmable logic device of claim 10 wherein the clock input of each of the flip-flops in the first register couple to a first clock line, and test data is shifted from the test pin into the first register under control of a first clock signal on the first clock line.
Claim 16
Dependent Claim
64 words
The programmable logic device of claim 11 wherein the second register comprises a plurality of flip-flops, each having an input, an output, and a clock input, each input of a flip-flop in the second register couples to an output of a flip-flop in the first register, and each output of a flip-flop in the second register couples to a column of logic array blocks.
Claim 17
Dependent Claim
53 words
The programmable logic device of claim 12 wherein the clock input of each of the flip-flops in the second register couple to a second clock line, and test data is transferred in parallel from the first register to the second register under control of a second clock signal on the second clock line.
Claim 18
Dependent Claim
16 words
The programmable logic circuit of claim 13 wherein the first register comprises at least 32 flip-flops.
Claim 19
Dependent Claim
33 words
The programmable logic circuit of claim 9 wherein a first flip-flop in the first register is coupled to a second flip-flop in the first register and a first flip-flop in the second register.
Claim 20
Dependent Claim
56 words
The programmable logic circuit of claim 15 further comprising: a multiplexer having a first input, a second input, and an output, wherein the first input is coupled to an output of the first flip-flop in the second register and the second input is coupled to an inverting output of the first flip-flop in the second register.
Claim 21
Dependent Claim
44 words
The programmable logic circuit of claim 15 further comprising: a multiplexer having a first input, a second input, and an output, wherein the first input is coupled to the test pin and the output is coupled to the first flip-flop in the first register.
Claim 22
Dependent Claim
143 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a first flip-flop having an input coupled to the test pin, a clock input, and an output; a second flip-flop having an input coupled to the output of the first flip-flop, a clock input, and an output; a third flip-flop having an input coupled to the output of the first flip-flop, a clock input, and an output coupled to a column of logic array blocks; and a fourth flip-flop having an input coupled to the output of the second flip-flop, a clock input, and an output coupled to the column of logic array blocks.
Claim 23
Dependent Claim
143 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a first flip-flop having an input coupled to the test pin, a clock input, and an output; a second flip-flop having an input coupled to the output of the first flip-flop, a clock input, and an output; a third flip-flop having an input coupled to the output of the first flip-flop, a clock input, and an output coupled to a column of logic array blocks; and a fourth flip-flop having an input coupled to the output of the second flip-flop, a clock input, and an output coupled to the column of logic array blocks.
Claim 24
Dependent Claim
29 words
The programmable logic circuit of claim 18 wherein the clock input of the first register and the clock input of the second register couple to a first clock line.
Claim 25
Dependent Claim
29 words
The programmable logic circuit of claim 19 wherein the clock input of the third register and the clock input of the fourth register couple to a second clock line.
Claim 26
Dependent Claim
85 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a shift register having an input coupled to the test pin; and a parallel register having inputs coupled to outputs of the shift register, and outputs coupled to at least one column of logic array blocks.
Claim 27
Dependent Claim
85 words
A programmable logic circuit comprising: a plurality of logic array blocks arranged in rows and columns; an interconnect structure comprising a first plurality of conductors between columns of the logic array blocks and a second plurality of conductors between the rows of the logic array blocks; a test pin; a shift register having an input coupled to the test pin; and a parallel register having inputs coupled to outputs of the shift register, and outputs coupled to at least one column of logic array blocks.
Claim 28
Dependent Claim
29 words
The programmable logic circuit of claim 21 wherein the shift register comprises a chain of flip-flops, and a first flip-flop in the chain is coupled to the test pin.
Claim 29
Dependent Claim
42 words
The programmable logic circuit of claim 22 wherein the parallel register comprises a plurality of flip-flops, each having an input coupled to an output of a flip-flop in the first register, and an output coupled to a column of logic array blocks.
Claim 30
Dependent Claim
73 words
An integrated circuit comprising: an array of logic blocks arranged in rows and columns; a plurality of test pins, wherein each of the test pins receives test data for at least one column of logic blocks; a fist register, wherein test data is loaded into the first register serially via a test pin; and a second register, wherein test data stored in the first register is loaded into the second register in parallel.
Claim 31
Dependent Claim
73 words
An integrated circuit comprising: an array of logic blocks arranged in rows and columns; a plurality of test pins, wherein each of the test pins receives test data for at least one column of logic blocks; a fist register, wherein test data is loaded into the first register serially via a test pin; and a second register, wherein test data stored in the first register is loaded into the second register in parallel.
Claim 32
Dependent Claim
23 words
The integrated circuit of claim 21 wherein each of the test pins receives test data to at least two columns of logic blocks.
Claim 33
Dependent Claim
20 words
The integrated circuit of claim 21 wherein the second register is coupled to a plurality of First-In First-Out (FIFO) chains.
Claim 34
Dependent Claim
49 words
The integrate circuit of claim 21 wherein test data is loaded into the first register under control of a first clock signal on a first clock line, and data is transferred in parallel to the second register under control of a second clock signal on a second clock line.
Claim 35
Dependent Claim
170 words
An integrated circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising fist conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins, wherein each of the test pills receives test data for a plurality of columns of logic blocks; a first register comprising a series of flop-flops, a first flip-flop selectively coupled one of the plurality of test pins, wherein test data is loaded into the first register serially via a test pin under control of a first clock signal on a first clock line; and a second register comprising a plurality of flip-flops, each of the plurality of flip-flops coupled to one of the series of flip-flops in the first register, the second register coupled to a plurality of columns of logic blocks, wherein test data stored in the first register is loaded into the second register in parallel under control of a second clock signal on a second clock line.
Claim 36
Dependent Claim
170 words
An integrated circuit comprising: an array of logic blocks arranged in rows and columns; an interconnect structure comprising fist conductors between columns of the logic blocks and second conductors between rows of the logic blocks; a plurality of test pins, wherein each of the test pills receives test data for a plurality of columns of logic blocks; a first register comprising a series of flop-flops, a first flip-flop selectively coupled one of the plurality of test pins, wherein test data is loaded into the first register serially via a test pin under control of a first clock signal on a first clock line; and a second register comprising a plurality of flip-flops, each of the plurality of flip-flops coupled to one of the series of flip-flops in the first register, the second register coupled to a plurality of columns of logic blocks, wherein test data stored in the first register is loaded into the second register in parallel under control of a second clock signal on a second clock line.
Claim 37
Dependent Claim
31 words
The integrated circuit of claim 28 wherein each of the plurality of flip-flops in the second register is coupled to a FIFO chain in the plurality of column of logic block.
Claim 38
Dependent Claim
25 words
The programmable logic circuit of claim 2 wherein the first flip-flop is in a first register and the second flip-flop is in a second register.
Claim 39
Dependent Claim
24 words
The programmable logic circuit of claim 5 wherein each of the second plurality of registers flier couple to another column of logic array blocks.
Claim 40
Dependent Claim
34 words
The programmable logic circuit of claim 8 wherein each of the second plurality of registers comprises: a plurality of flip-flips, each flip-flop coupled to a FIFO chain in the column of logic array blocks.
Claim 41
Dependent Claim
26 words
The programmable logic circuit of claim 9 wherein the second register is coupled to a plurality of FIFO chains in the columns of logic array blocks.
Claim 42
Dependent Claim
29 words
The programmable logic circuit of claim 15 wherein the first flip-flop in the second register is coupled to a FIFO in one of the columns of logic array blocks.
Claim 43
Dependent Claim
26 words
The programmable logic circuit of claim 21 wherein the parallel register is firer coupled to a plurality of FIFOs in a column of logic array blocks.
References Cited (Backward Citations)
US3761695A
Cited
US3783254A
Cited
US3806891A
Cited
US4267463A
Cited
US4488246A
Cited
US4584673A
Cited
US4488259A
Cited
US4512011A
Cited
US4667325A
Cited
US4701920A
Cited
US4857774A
Cited
US5644496A
Cited
US5175859A
Cited
US5581564A
Cited
US5355369A
Cited
US5336951A
Cited
US5412260A
Cited
US5361373A
Cited
US5627842A
Cited
US5489858A
Cited
US6006343A
Cited
US5381420A
Cited
US5491666A
Cited
US5590305A
Cited
US5550843A
Cited
US6041050A
Cited
US5949797A
Cited
US5519715A
Cited
US5717702A
Cited
US5712858A
Cited
US6191608B1
Cited
US5734868A
Cited
WO1997006599A1
Cited
US5594367A
Cited
US5737567A
Cited
US5650734A
Cited
US6041280A
Cited
US5869979A
Cited
US5864486A
Cited
US5841867A
Cited
US5909450A
Cited
US5936973A
Cited
US5987621A
Cited
US5996097A
Cited
US5909453A
Cited
US6157210A
Cited
US5982683A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-03-24 | 2006-09-23 | 2007-03-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-03-24 | 2010-09-23 | 2011-03-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-03-24 | 2014-09-23 | 2015-03-25 | $7700.00 | Window Closed / Lapsed |