US6525967B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fast-sensing amplifier for flash memory
Assignee: Micron Technology Inc
•
Filing: 2000-08-21
•
Granted: 2003-02-25
•
Expires: 2020-08-21
Abstract
Abstract A fast-sensing amplifier for a flash memory including a plurality of floating-gate memory devices and having a column line selectively coupled to the devices is disclosed. The column line is quickly discharged to ground before a read-biasing and amplifying circuit quickly pulls up the line to the read-bias potential at a particular memory device. This potential is compared to a sense-reference potential by a differential amplifier within the fast-sensing amplifier. The binary state of the particular memory device is provided as the output of the fast-sensing amplifier.
Inventors
- 👤 Michael S. Briner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:36
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/24; G11C16/26; G11C16/28; G11C7/00; G11C7/06; G11C7/062
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
269 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 2
Dependent Claim
269 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 3
Dependent Claim
276 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to a controlled signal output of the third control device, and the controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 4
Dependent Claim
276 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to a controlled signal output of the third control device, and the controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 5
Dependent Claim
15 words
The circuit of claim 1 , wherein the input is connected to a bit line.
Claim 6
Dependent Claim
18 words
The circuit of claim 1 , wherein the output is adapted to be operably connected to a microprocessor.
Claim 7
Dependent Claim
28 words
The circuit of claim 1 , wherein the input is connected to a bit line, and wherein the output is adapted to be operably connected to a microprocessor.
Claim 8
Dependent Claim
22 words
The circuit of claim 1 , wherein at least one of the third, fourth and sixth control devices is a p-channel transistor.
Claim 9
Dependent Claim
20 words
The circuit of claim 1 , wherein each of the third, fourth and sixth control devices is a p-channel transistor.
Claim 10
Dependent Claim
274 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to both a control input of the sixth control device and a voltage Vss, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 11
Dependent Claim
274 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to both a control input of the sixth control device and a voltage Vss, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 12
Dependent Claim
229 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node connected to the output; a second load having a node, wherein the node of the second load is coupled to the output; a quick-charging transistor with its control input and signal input connected to the output; and a feedback biasing circuit connected to the input; wherein the feed back biasing circuit includes: a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; wherein the first load is a fifth control device, the control input of the third control device is coupled to a control input of the fifth control device, and a controlled signal output of the third control device is coupled to the controlled signal output of the first control device.
Claim 13
Dependent Claim
229 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node connected to the output; a second load having a node, wherein the node of the second load is coupled to the output; a quick-charging transistor with its control input and signal input connected to the output; and a feedback biasing circuit connected to the input; wherein the feed back biasing circuit includes: a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; wherein the first load is a fifth control device, the control input of the third control device is coupled to a control input of the fifth control device, and a controlled signal output of the third control device is coupled to the controlled signal output of the first control device.
Claim 14
Dependent Claim
32 words
The circuit of claim 9 , wherein the second load comprises a fifth control device, and wherein the node of the second load is a signal input of the fifth control device.
Claim 15
Dependent Claim
15 words
The circuit of claim 9 , wherein the input is connected to a bit line.
Claim 16
Dependent Claim
18 words
The circuit of claim 9 , wherein the output is adapted to be operably connected to a microprocessor.
Claim 17
Dependent Claim
28 words
The circuit of claim 9 , wherein the input is connected to a bit line, and wherein the output is adapted to be operably connected to a microprocessor.
Claim 18
Dependent Claim
14 words
The circuit of claim 9 , wherein the fast-acting transistor is a p-channel transistor.
Claim 19
Dependent Claim
14 words
The circuit of claim 9 , wherein the first load is a p-channel transistor.
Claim 20
Dependent Claim
20 words
The circuit of claim 9 , wherein the first control device and the second control device are both n-channel transistors.
Claim 21
Dependent Claim
245 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node connected to the output; a second load having a node, wherein the node of the second load is coupled to the output; a quick-charging transistor with its control input and signal input connected to the output; and a feedback biasing circuit connected to the input; wherein the feed back biasing circuit consists essentially of: a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a third control device including a control input and a controlled signal output; and wherein the first load is a fifth control device, the control input of the third control device is coupled to a control input of the fifth control device, and a controlled signal output of the third control device is coupled to the controlled signal output of the first control device.
Claim 22
Dependent Claim
245 words
A read-biasing and amplifying circuit, comprising: an input; an output; a first load having a node connected to the output; a second load having a node, wherein the node of the second load is coupled to the output; a quick-charging transistor with its control input and signal input connected to the output; and a feedback biasing circuit connected to the input; wherein the feed back biasing circuit consists essentially of: a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a third control device including a control input and a controlled signal output; and wherein the first load is a fifth control device, the control input of the third control device is coupled to a control input of the fifth control device, and a controlled signal output of the third control device is coupled to the controlled signal output of the first control device.
Claim 23
Dependent Claim
32 words
The circuit of claim 17 , wherein the second load comprises a fifth control device, and wherein the node of the second load is a signal input of the fifth control device.
Claim 24
Dependent Claim
15 words
The circuit of claim 17 , wherein the input is connected to a bit line.
Claim 25
Dependent Claim
18 words
The circuit of claim 17 , wherein the output is adapted to be operably connected to a microprocessor.
Claim 26
Dependent Claim
28 words
The circuit of claim 17 , wherein the input is connected to a bit line, and wherein the output is adapted to be operably connected to a microprocessor.
Claim 27
Dependent Claim
14 words
The circuit of claim 17 , wherein the fast-acting transistor is a p-channel transistor.
Claim 28
Dependent Claim
14 words
The circuit of claim 17 , wherein the first load is a p-channel transistor.
Claim 29
Dependent Claim
20 words
The circuit of claim 17 , wherein the first control device and the second control device are both n-channel transistors.
Claim 30
Dependent Claim
275 words
A computer, comprising: a microprocessor; a mother board operably connected to the microprocessor; and a memory operably connected to the mother board; wherein the memory includes a read-biasing and amplifying circuit including: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 31
Dependent Claim
275 words
A computer, comprising: a microprocessor; a mother board operably connected to the microprocessor; and a memory operably connected to the mother board; wherein the memory includes a read-biasing and amplifying circuit including: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to the output, and a controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 32
Dependent Claim
302 words
A computer, comprising: a microprocessor; a mother board operably connected to the microprocessor; and a memory operably connected to the mother board; wherein the memory includes a read-biasing and amplifying circuit including: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to a controlled signal output of the third control device, and the controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
Claim 33
Dependent Claim
302 words
A computer, comprising: a microprocessor; a mother board operably connected to the microprocessor; and a memory operably connected to the mother board; wherein the memory includes a read-biasing and amplifying circuit including: an input; an output; a first load having a node; a first control device having a control input and a controlled signal output, wherein the control input of the first control device is coupled to the input, and the controlled signal output of the first control device is coupled to the node of the first load; a second control device having a control input, a controlled signal output, and a signal input, wherein the control input of the second control device is coupled to the controlled signal output of the first control device, the signal input of the second control device is coupled to the input, and the controlled signal output of the second control device is coupled to the output; a second load having a node, wherein the node of the second load is coupled to the output; a third control device having a signal input, wherein the signal input of the third control device is coupled to the output; a fourth control device including a control input and a controlled signal output; wherein the second load comprises a fifth control device; wherein the node of the second load is a signal input of the fifth control device; and wherein the first load is a sixth control device, the control input of the fourth control device is coupled to a control input of the sixth control device, a control input of the third control device is coupled to a controlled signal output of the third control device, and the controlled signal output of the fourth control device is coupled to the controlled signal output of the first control device.
References Cited (Backward Citations)
US4250570B1
Cited
US4250570A
Cited
GB2007987A
Cited
US4223394A
Cited
US4389715A
Cited
US5222076A
Cited
JPS57163878A
Cited
US4459685A
Cited
JPS60224197A
Cited
US4606052A
Cited
JPS61292293A
Cited
US4654831A
Cited
EP0199501A2
Cited
JPS6222079A
Cited
FR2611301A1
Cited
JPS63313397A
Cited
JPS6488645A
Cited
US4881200A
Cited
US4807191A
Cited
US5053990A
Cited
GB2215156A
Cited
US5222046A
Cited
JPH01245499A
Cited
US4885720A
Cited
JPH023834A
Cited
US5191552A
Cited
US5262984A
Cited
JPH02214945A
Cited
US5077738A
Cited
EP0377841A2
Cited
JPH02236471A
Cited
US5293088A
Cited
JPH02301100A
Cited
US5293345A
Cited
US5258958A
Cited
JPH0338730A
Cited
US5197028A
Cited
US5163023A
Cited
JPH03263696A
Cited
US5241505A
Cited
US5414829A
Cited
US5253210A
Cited
US5307317A
Cited
US5388078A
Cited
US5177745A
Cited
US5287310A
Cited
JPH04147496A
Cited
US5293333A
Cited
US5343439A
Cited
US5265054A
Cited
US5513333A
Cited
US5463757A
Cited
US5301149A
Cited
US5305273A
Cited
DE4241327A1
Cited
US5381374A
Cited
EP0559368A2
Cited
US5386158A
Cited
JPH05334201A
Cited
US5306963A
Cited
US5544114A
Cited
US5519652A
Cited
JPH06222948A
Cited
US5530673A
Cited
JPH06314952A
Cited
US5500810A
Cited
US5509134A
Cited
US5530671A
Cited
US5504441A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-02-24 | 2006-08-26 | 2007-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-02-24 | 2010-08-26 | 2011-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-02-24 | 2014-08-26 | 2015-02-25 | $7700.00 | Window Closed / Lapsed |