Patent US6424348B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6424348B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Application program interface for a graphics system

Assignee: Nintendo Co Ltd
•
Filing: 2001-06-22
•
Granted: 2002-07-23
•
Expires: 2021-06-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interface for a graphics system includes simple yet powerful constructs that are easy for an application programmer to use and learn. Features include a unique vertex representation allowing the graphics pipeline to retain vertex state information and to mix indexed and direct vertex values and attributes; a projection matrix value set command; a display list call object command; and an embedded frame buffer clear/set command.

Inventors

  • 👤 Vimal Parikh
  • 👤 Robert Moore
  • 👤 Howard Cheng

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 15:17
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0875; G06T; G06T15/00; G06T15/005; G06T15/04; A; A63; A63F; A63F2300/00; A63F2300/20; A63F2300/203; G06T2210/00; G06T2210/32

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 92 words
A graphics system command stream for use in a graphics system to set an array, the command stream comprising: an array base load register command comprising 0x08Ax, where the second-mentioned “x” after “A” encodes an attribute indicator, a 32-bit including a 26-bit address, a stream command 0x08Bx, where the second-mentioned “x” after “B” encodes an attribute indicator, and a succeeding 32-bit value including eight bits indicating a stride for an array, wherein upon executing of the command stream an array base and an array stride register are set for a vertex array.
Claim 2
Dependent Claim 92 words
A graphics system command stream for use in a graphics system to set an array, the command stream comprising: an array base load register command comprising 0x08Ax, where the second-mentioned “x” after “A” encodes an attribute indicator, a 32-bit including a 26-bit address, a stream command 0x08Bx, where the second-mentioned “x” after “B” encodes an attribute indicator, and a succeeding 32-bit value including eight bits indicating a stride for an array, wherein upon executing of the command stream an array base and an array stride register are set for a vertex array.
Claim 3
Dependent Claim 90 words
A computer readable storage medium encoded with executable instructions for setting an array, comprising: an array base load register comprising 0x08Ax, where the second-mentioned “x” after “A” encodes an attribute indicator, and a 32-bit value including a 26-bit address, a stream command 0x08Bx, where the second-mentioned “x” after “B” encodes an attribute indicator, and a succeeding 32 -bit value including eight bits indicating a stride for an array, wherein upon execution of the command stream an array base register and an array stride register are set for a vertex array.
Claim 4
Dependent Claim 90 words
A computer readable storage medium encoded with executable instructions for setting an array, comprising: an array base load register comprising 0x08Ax, where the second-mentioned “x” after “A” encodes an attribute indicator, and a 32-bit value including a 26-bit address, a stream command 0x08Bx, where the second-mentioned “x” after “B” encodes an attribute indicator, and a succeeding 32 -bit value including eight bits indicating a stride for an array, wherein upon execution of the command stream an array base register and an array stride register are set for a vertex array.
Claim 5
Dependent Claim 76 words
A graphics command stream decoder comprising: a first decoding section decoding an array base load register command comprising 0x08Ax, where the second-mentioned x encodes an attribute indicator, and a second decoding section decoding a 32-bit value including a 26-bit address, a third decoding section decoding a stream command 0x08Bx, where the second-mentioned x encodes an attribute indicator, and a fourth decoding section decoding a succeeding 32-bit value including eight bits indicating a stride for an array.
Claim 6
Dependent Claim 76 words
A graphics command stream decoder comprising: a first decoding section decoding an array base load register command comprising 0x08Ax, where the second-mentioned x encodes an attribute indicator, and a second decoding section decoding a 32-bit value including a 26-bit address, a third decoding section decoding a stream command 0x08Bx, where the second-mentioned x encodes an attribute indicator, and a fourth decoding section decoding a succeeding 32-bit value including eight bits indicating a stride for an array.
Claim 7
Independent Claim 91 words
A method of setting an array in a graphics system using a graphics command stream comprising: generating an array base load register comprising 0x08Ax, where the second-mentioned x encodes an attribute indicator, and generating a 32-bit value including a 26-bit address, generating a stream command 0x08Bx, where the second-mentioned x encodes an attribute indicator, and generating a succeeding 32-bit value including eight bits indicating a stride for an array, wherein upon execution of the command stream an array base register and an array stride register are set for a vertex array.
Claim 8
Independent Claim 91 words
A method of setting an array in a graphics system using a graphics command stream comprising: generating an array base load register comprising 0x08Ax, where the second-mentioned x encodes an attribute indicator, and generating a 32-bit value including a 26-bit address, generating a stream command 0x08Bx, where the second-mentioned x encodes an attribute indicator, and generating a succeeding 32-bit value including eight bits indicating a stride for an array, wherein upon execution of the command stream an array base register and an array stride register are set for a vertex array.

References Cited (Backward Citations)

US4425559A Cited
US4388620A Cited
US4570233A Cited
US4725831A Cited
US4658247A Cited
US4914729A Cited
US4862392A Cited
US4829295A Cited
US5504917A Cited
US5170468A Cited
US4866637A Cited
US4901064A Cited
US4945500A Cited
US5392385A Cited
US5136664A Cited
US5608424A Cited
US5801716A Cited
US5457775A Cited
US5774133A Cited
US5421028A Cited
US5404445A Cited
US5438663A Cited
CA2070934A1 Cited
US5432900A Cited
WO1994010641A1 Cited
US5671401A Cited
US5392393A Cited
US5768629A Cited
US5917496A Cited
US5801706A Cited
US5768626A Cited
US5727192A Cited
US5815166A Cited
US5594854A Cited
US6025853A Cited
US5777629A Cited
US5798770A Cited
US5701444A Cited
US5764243A Cited
US5805868A Cited
US5687357A Cited
US5751295A Cited
US5721947A Cited
US5808868A Cited
US5870587A Cited
US5949440A Cited
US5874969A Cited
US5999196A Cited
US5821949A Cited
US6028611A Cited
US6078331A Cited
US5940086A Cited
US6307551B1 Cited
US5949424A Cited
US5920876A Cited
US6057852A Cited
US5920326A Cited
US5969726A Cited
US6031548A Cited
US6052133A Cited
US5936641A Cited
JPH1153580A Cited
US6037949A Cited
JPH1176614A Cited
US5995121A Cited
US6002409A Cited
US6057863A Cited
US6151602A Cited
JPH11161819A Cited
JPH11203500A Cited
JPH11226257A Cited
US6075540A Cited
JPH11259678A Cited
JPH11259671A Cited
US6023738A Cited
US6226012B1 Cited
US6092124A Cited
JP2000149053A Cited
US6177944B1 Cited
JP2000132704A Cited
JP2000132706A Cited
JP2000156875A Cited
JP2000182077A Cited
JP2000207582A Cited
JP2000215325A Cited
US6181352B1 Cited
US6173367B1 Cited
EP1075146A2 Cited
EP1074945A2 Cited
EP1081649A2 Cited
US6198488B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-07-22 2006-01-21 2006-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-07-22 2010-01-21 2010-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-07-22 2014-01-21 2014-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag