US6035422A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system for controlling execution of a debug function and method therefor
Assignee: NXP USA Inc
•
Filing: 1997-05-15
•
Granted: 2000-03-07
•
Expires: 2017-05-15
Abstract
Abstract A central processing unit (2) and a debug module (10) execute concurrent operations without requiring a data processor (3) to operate in a special debug mode. The use of a bus (25) to communicate data, address, and control information between a core (9) and debug module (10) allows debug module (10) to have access the same internal registers and memory locations as central processing unit (2). While debug module (10) and central processing unit (2) both have the ability to access the same internal registers and memory locations, central processing unit (2) may not modify a value stored in a plurality of breakpoint registers (50) when an Inhibit Processor Writes to Debug Registers (IPW) bit in a CSR (FIG. 8) of a plurality of control registers (40) is set. The IPW bit may only be modified by a command provided by an external development system (7).
Inventors
- 👤 William A. Hohl
- 👤 Joseph C. Circello
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 00:11
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3636
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
75 words
A data processor, comprising: a central processing unit for executing a plurality of data processing instructions; a breakpoint register for storing a breakpoint value, the breakpoint register coupled to the central processing unit for communicating the breakpoint value; and a first control register for storing a processor inhibit value, the processor inhibit value selectively inhibiting the central processing unit from executing a data processing instruction which modifies the breakpoint value stored in the breakpoint register.
Claim 2
Dependent Claim
75 words
A data processor, comprising: a central processing unit for executing a plurality of data processing instructions; a breakpoint register for storing a breakpoint value, the breakpoint register coupled to the central processing unit for communicating the breakpoint value; and a first control register for storing a processor inhibit value, the processor inhibit value selectively inhibiting the central processing unit from executing a data processing instruction which modifies the breakpoint value stored in the breakpoint register.
Claim 3
Dependent Claim
68 words
The data processor of claim 1, further comprising: a breakpoint circuit coupled to the breakpoint register for receiving the breakpoint value and coupled to the first control register for receiving the processor inhibit value, the breakpoint circuit disabling the central processing unit from executing the data processing instruction which modifies the breakpoint value stored in the breakpoint register when the processing inhibit value has a first logic value.
Claim 4
Dependent Claim
37 words
The data processor of claim 1 further comprising: an interface circuit for receiving a command from an external development system, wherein the command from the external development system modifies the breakpoint value stored in the breakpoint register.
Claim 5
Dependent Claim
33 words
The data processor of claim 1 further comprising: an interface circuit for receiving a command from an external development system, wherein the command from the external development system modifies the processor inhibit value.
Claim 6
Dependent Claim
20 words
The data processor of claim 4 wherein only the command from the external development system modifies the processor inhibit value.
Claim 7
Dependent Claim
21 words
The data processor of claim 1 wherein the control register stores a plurality of control values including the processor inhibit value.
Claim 8
Dependent Claim
25 words
The data processor of claim 6 wherein the central processing unit may modify each of the plurality of control values excluding the processor inhibit value.
Claim 9
Independent Claim
90 words
A method for executing a debug operation in a data processor, comprising: providing a central processing unit for executing a plurality of data processing instructions; storing a breakpoint value in a breakpoint register, the breakpoint register coupled to the central processing unit for communicating the breakpoint value; storing a processor inhibit value in a first control register; and selectively inhibiting the central processing unit from executing a data processing instruction which modifies the breakpoint value stored in the breakpoint register when the processor inhibit value is a first logic value.
Claim 10
Independent Claim
90 words
A method for executing a debug operation in a data processor, comprising: providing a central processing unit for executing a plurality of data processing instructions; storing a breakpoint value in a breakpoint register, the breakpoint register coupled to the central processing unit for communicating the breakpoint value; storing a processor inhibit value in a first control register; and selectively inhibiting the central processing unit from executing a data processing instruction which modifies the breakpoint value stored in the breakpoint register when the processor inhibit value is a first logic value.
Claim 11
Dependent Claim
71 words
The method of claim 8, further comprising: providing a breakpoint circuit coupled to the breakpoint register for receiving the breakpoint value and coupled to the first control register for receiving the processor inhibit value; and enabling the breakpoint circuit to inhibit the central processing unit's execution of the data processing instruction which modifies the breakpoint value stored in the breakpoint register when the processor inhibit value is the first logic value.
Claim 12
Dependent Claim
39 words
The method of claim 8 further comprising: receiving a command from an external development system using a serial interface; and modifying the breakpoint value stored in the breakpoint register in response to the command from the external development system.
Claim 13
Dependent Claim
39 words
The method of claim 8 further comprising: receiving a command from an external development system using a serial interface; modifying the processor inhibit value stored in the control register in response to the command from the external development system.
Claim 14
Dependent Claim
19 words
The method of claim 11 wherein only the command from the external development system modifies the processor inhibit value.
Claim 15
Dependent Claim
20 words
The method of claim 8 wherein the control register stores a plurality of control values including the processor inhibit value.
Claim 16
Dependent Claim
24 words
The method of claim 13 wherein the central processing unit may modify each of the plurality of control values excluding the processor inhibit value.
Claim 17
Independent Claim
140 words
A method for modifying a breakpoint value in a data processor, comprising: receiving a command to store a processor inhibit value in a first control register in the data processor from an external development system; storing the processor inhibit value in the first control register in the data processor; storing a first breakpoint value in a first breakpoint register; providing the processor inhibit value to a breakpoint circuit; enabling the breakpoint circuit to inhibit execution of a data processing operation which modifies the first breakpoint value in the first breakpoint register when the data processing operation is initiated by the data processor; and enabling the breakpoint circuit to execute the data processing operation which modifies the first breakpoint value in the first breakpoint register when the data processing operation is initiated by a development system external to the data processor.
Claim 18
Independent Claim
140 words
A method for modifying a breakpoint value in a data processor, comprising: receiving a command to store a processor inhibit value in a first control register in the data processor from an external development system; storing the processor inhibit value in the first control register in the data processor; storing a first breakpoint value in a first breakpoint register; providing the processor inhibit value to a breakpoint circuit; enabling the breakpoint circuit to inhibit execution of a data processing operation which modifies the first breakpoint value in the first breakpoint register when the data processing operation is initiated by the data processor; and enabling the breakpoint circuit to execute the data processing operation which modifies the first breakpoint value in the first breakpoint register when the data processing operation is initiated by a development system external to the data processor.
Claim 19
Dependent Claim
89 words
The method of claim 15 further comprising: storing a second breakpoint value in a second breakpoint register; enabling the breakpoint circuit to inhibit execution of a data processing operation which modifies the second breakpoint value in the second breakpoint register when the data processing operation is initiated by the data processor; and enabling the breakpoint circuit to execute the data processing operation which modifies the second breakpoint value in the second breakpoint register when the data processing operation is initiated by a development system external to the data processor.
References Cited (Backward Citations)
US3937938A
Cited
US4080650A
Cited
US4338660A
Cited
US4675646A
Cited
US4635193A
Cited
US5165027A
Cited
US4881228A
Cited
US5179696A
Cited
US5084814A
Cited
US5129078A
Cited
US5361392A
Cited
US5053949A
Cited
US5448744A
Cited
US5301198A
Cited
US5313608A
Cited
US5581695A
Cited
US5410685A
Cited
US5204864A
Cited
US5291497A
Cited
US5321828A
Cited
US5317711A
Cited
GB2266606A
Cited
US5479652B1
Cited
US5479652A
Cited
US5491793A
Cited
US5359608A
Cited
DE4302902A1
Cited
EP0636976A1
Cited
US5640542A
Cited
US5828825A
Cited
US5488688A
Cited
US5530804A
Cited
US5537536A
Cited
US5694589A
Cited
US5621886A
Cited
US5740413A
Cited
US5680620A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-03-07 | 2003-09-06 | 2004-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-03-07 | 2007-09-06 | 2008-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-03-07 | 2011-09-06 | 2012-03-07 | $7700.00 | Window Closed / Lapsed |