US5955910A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switch with programmable delay
Assignee: Semiconductor Components Industries LLC
•
Filing: 1998-08-11
•
Granted: 1999-09-21
•
Expires: 2018-08-11
Abstract
Abstract A programmable delay circuit employs a comparator to control an output driver. The comparator compares a ramp signal to an error control signal derived from an error amplifier or in the alternative to a disable signal. The output of the comparator is latched on until a reset signal is received. The reset signal is produced when the ramp signal is discharged below a predetermined level. The programmable delay circuit is useful in a secondary side post regulator to control a totem pole driver. The totem pole driver in turn controls a switching device coupled to a voltage on a secondary winding.
Inventors
- 👤 Gedaly Levin
- 👤 Christopher J. Sanzo
- 👤 Arthur R. Theroux
- 👤 George E. Schuellein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 15:57
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0812; H03K17/08126; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28; H02M3/325; H02M3/335; H02M3/33561; H02M3/33569; H02M3/33576; H02M3/33592; H03K17/28; H03K17/284; H03K17/51; H03K17/56; H03K17/687; H03K17/6877; H02M1/00; H02M1/0003; H02M1/0032; H02M1/0083; H02M1/009; Y; Y02; Y02B; Y02B70/00; Y02B70/10
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
172 words
An integrated circuit comprising: an error amplifier, connected to receive a voltage sense signal and a reference signal, so as to produce an error control signal; a ramp node for providing a periodic ramp signal; a reset signal generator arranged so as to produce a reset signal; a comparator connected to receive the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the error control signal and the ramp signal; a latch circuit coupled to said reset signal generator and to said comparator in order to latch the first state signal until the reset signal is received; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 2
Dependent Claim
172 words
An integrated circuit comprising: an error amplifier, connected to receive a voltage sense signal and a reference signal, so as to produce an error control signal; a ramp node for providing a periodic ramp signal; a reset signal generator arranged so as to produce a reset signal; a comparator connected to receive the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the error control signal and the ramp signal; a latch circuit coupled to said reset signal generator and to said comparator in order to latch the first state signal until the reset signal is received; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 3
Dependent Claim
20 words
The integrated circuit of claim 1 further comprising a current source and a discharge transistor coupled to said ramp node.
Claim 4
Dependent Claim
54 words
The integrated circuit of claim 1 further comprising a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding and wherein said reset signal generator produces the reset signal when the ramp signal is below a first predetermined level and the sync signal is below a second predetermined level.
Claim 5
Dependent Claim
23 words
The integrated circuit of claim 3 wherein the ramp signal begins to rise in response to a leading edge of the sync signal.
Claim 6
Dependent Claim
66 words
The integrated circuit of claim 1 wherein said output driver comprises a totem pole driver, having a top output transistor and a bottom output transistor, to drive the output signal on the first terminal with the top output transistor on and the bottom output transistor off and to provide the low impedance path through the bottom output transistor between the first terminal and the second terminal.
Claim 7
Dependent Claim
61 words
The integrated circuit of claim 1 further comprising a current sense amplifier, connected to receive a current sense signal and a current limit reference signal and having an output coupled to said error amplifier, for sinking current from said error amplifier when an overcurrent condition is detected so as to cause the error control signal to rise above the ramp signal.
Claim 8
Dependent Claim
231 words
A switch with programmable delay comprising: an error amplifier, connected to receive a voltage sense signal and a reference signal, for producing an error output signal; buffer circuitry connected to receive the error output signal and produce an error control signal; a current source and a discharge transistor for producing a periodic ramp signal; a comparator connected to receive the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the error control signal and the ramp signal; a latch circuit connected to said comparator in order to latch the first state signal until a reset signal is received; a current sense amplifier, connected to receive a current sense signal and a current limit reference signal and having an output coupled to said error amplifier, for causing, when an overcurrent condition is detected, said buffer circuitry to produce the error control signal relative to the ramp signal that causes said comparator to generate the second state signal; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 9
Dependent Claim
231 words
A switch with programmable delay comprising: an error amplifier, connected to receive a voltage sense signal and a reference signal, for producing an error output signal; buffer circuitry connected to receive the error output signal and produce an error control signal; a current source and a discharge transistor for producing a periodic ramp signal; a comparator connected to receive the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the error control signal and the ramp signal; a latch circuit connected to said comparator in order to latch the first state signal until a reset signal is received; a current sense amplifier, connected to receive a current sense signal and a current limit reference signal and having an output coupled to said error amplifier, for causing, when an overcurrent condition is detected, said buffer circuitry to produce the error control signal relative to the ramp signal that causes said comparator to generate the second state signal; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 10
Dependent Claim
40 words
The switch of claim 7 further comprising a diode connected between said current sense amplifier and said error amplifier to isolate said current sense amplifier from the error output signal when the current sense signal is below the overcurrent condition.
Claim 11
Dependent Claim
65 words
The switch of claim 7 wherein said output driver comprises a totem pole driver, having a top output transistor and a bottom output transistor, to drive the output signal on the first terminal with the top output transistor on and the bottom output transistor off and to provide the low impedance path through the bottom output transistor between the first terminal and the second terminal.
Claim 12
Dependent Claim
26 words
The switch of claim 7 further comprising a reset signal generator to produce the reset signal when the ramp signal is below a first predetermined level.
Claim 13
Dependent Claim
53 words
The switch of claim 7 further comprising a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding and a reset signal generator to produce the reset signal when the ramp signal is below a first predetermined level and the sync signal is below a second predetermined level.
Claim 14
Dependent Claim
198 words
A switch with programmable delay comprising: Vcc means for receiving a supply voltage; a regulator connected to said supply voltage for generating a regulated voltage; an error amplifier, connected to receive a voltage sense signal and a reference signal, for producing an error control signal; a current source and a discharge transistor for producing a periodic ramp signal; a comparator connected to receive a voltage from the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the voltage from the error control signal and the ramp signal; VregOK means for disabling said comparator when the regulated voltage is below a predetermined threshold; a latch circuit connected to said comparator in order to latch the first state signal until a reset signal is received; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 15
Dependent Claim
198 words
A switch with programmable delay comprising: Vcc means for receiving a supply voltage; a regulator connected to said supply voltage for generating a regulated voltage; an error amplifier, connected to receive a voltage sense signal and a reference signal, for producing an error control signal; a current source and a discharge transistor for producing a periodic ramp signal; a comparator connected to receive a voltage from the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the voltage from the error control signal and the ramp signal; VregOK means for disabling said comparator when the regulated voltage is below a predetermined threshold; a latch circuit connected to said comparator in order to latch the first state signal until a reset signal is received; and an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.
Claim 16
Dependent Claim
43 words
The switch of claim 12 further comprising an undervoltage lockout circuit for enabling said regulator when the supply voltage rises above an enable threshold and for disabling said regulator when the supply voltage falls below a disable threshold lower than the enable threshold.
Claim 17
Dependent Claim
44 words
The switch of claim 12 further comprising a sleep terminal and a sleep switch, coupled to said sleep terminal and said undervoltage lockout circuit, for causing said undervoltage lockout circuit to disable said regulator when said sleep terminal is below a predetermined sleep threshold.
Claim 18
Dependent Claim
16 words
The switch of claim 12 wherein said VregOK means comprises means for activating said discharge transistor.
Claim 19
Dependent Claim
24 words
The switch of claim 12 further comprising means for activating said discharge transistor in response to the supply voltage falling below the regulated voltage.
Claim 20
Dependent Claim
53 words
The switch of claim 12 further comprising a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding and a reset signal generator to produce the reset signal when the ramp signal is below a first predetermined level and the sync signal is below a second predetermined level.
Claim 21
Dependent Claim
208 words
A secondary side post regulator comprising: a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding; a programmable delay circuit, connected to receive a sense signal corresponding to a voltage at an output of a switching device, for generating a first state signal upon completion of a delay following a first edge of the sync signal, wherein the delay is determined by the sense signal, and for generating a second state signal in response to a second edge, opposite from the first edge, of the sync signal; a grounded totem pole driver, having a top output transistor and a bottom output transistor switched in response to the first and second state signals, to drive an output signal with the top output transistor on and the bottom output transistor off in response to the first state signal and to maintain a low impedance path through the bottom output transistor to ground with the top output transistor off in response to the second state signal until the first state signal is generated; and the switching device having the output, an input coupled to the voltage on the secondary winding and a control input coupled to the output signal of the grounded totem pole driver.
Claim 22
Dependent Claim
208 words
A secondary side post regulator comprising: a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding; a programmable delay circuit, connected to receive a sense signal corresponding to a voltage at an output of a switching device, for generating a first state signal upon completion of a delay following a first edge of the sync signal, wherein the delay is determined by the sense signal, and for generating a second state signal in response to a second edge, opposite from the first edge, of the sync signal; a grounded totem pole driver, having a top output transistor and a bottom output transistor switched in response to the first and second state signals, to drive an output signal with the top output transistor on and the bottom output transistor off in response to the first state signal and to maintain a low impedance path through the bottom output transistor to ground with the top output transistor off in response to the second state signal until the first state signal is generated; and the switching device having the output, an input coupled to the voltage on the secondary winding and a control input coupled to the output signal of the grounded totem pole driver.
Claim 23
Dependent Claim
127 words
The secondary side post regulator of claim 18 wherein said programmable delay circuit comprises: a current source that charges a capacitor in response to the first edge of said sync signal; a discharge transistor activated in response to the second edge of said sync signal to discharge the capacitor to a discharged level; an error amplifier connected to receive a reference signal and the sense signal corresponding to the voltage at the output of said switching device in order to produce an error control signal; and a comparator, connected to receive a voltage from the error control signal and a voltage signal from the capacitor, for generating the first state signal when the voltage signal on the capacitor rises above the voltage from the error control signal.
Claim 24
Dependent Claim
67 words
The secondary side post regulator of claim 19 wherein said programmable delay circuit further comprises a reset signal generator, coupled to the capacitor, for producing a reset signal when the capacitor has a voltage below a predetermined level and wherein said comparator generates the second state signal upon receiving the reset signal and a voltage signal on the capacitor below the voltage from the error control signal.
Claim 25
Dependent Claim
66 words
The secondary side post regulator of claim 19 wherein said comparator further includes an input connected in parallel with the error control signal, the input receiving a Voff signal above the discharged level of the capacitor in response to the second edge of said sync signal wherein said comparator generates the second state signal when the Voff signal is above the voltage signal on the capacitor.
Claim 26
Dependent Claim
49 words
The secondary side post regulator of claim 18 wherein said switching device comprises an FET having a drain, a gate and a source wherein the drain is the input coupled to the voltage on the secondary winding, the gate is the control input and the source is the output.
Claim 27
Dependent Claim
231 words
A secondary side post regulator comprising: a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding; a programmable delay circuit, connected to receive a sense signal corresponding to a voltage at an output of a switching device, for generating a first state signal upon completion of a delay following an edge of the sync signal, wherein the delay is determined by the sense signal; a reset signal generator arranged so as to produce a reset signal; a latch circuit coupled to said reset signal generator and to said programmable delay circuit in order to latch the first state signal until the reset signal is received, wherein said programmable delay circuit generates a second state signal in response to the reset signal; a totem pole driver, having a top output transistor and a bottom output transistor switched in response to the first and second state signals, to drive an output signal with the top output transistor on and the bottom output transistor off in response to the first state signal and to maintain a low impedance path through the bottom output transistor with the top output transistor off in response to the second state signal; and the switching device having the output; an input coupled to the voltage on the secondary winding and a control input coupled to the output signal of the totem pole driver.
Claim 28
Dependent Claim
231 words
A secondary side post regulator comprising: a conductive line for receiving a sync signal corresponding to a voltage on a secondary winding; a programmable delay circuit, connected to receive a sense signal corresponding to a voltage at an output of a switching device, for generating a first state signal upon completion of a delay following an edge of the sync signal, wherein the delay is determined by the sense signal; a reset signal generator arranged so as to produce a reset signal; a latch circuit coupled to said reset signal generator and to said programmable delay circuit in order to latch the first state signal until the reset signal is received, wherein said programmable delay circuit generates a second state signal in response to the reset signal; a totem pole driver, having a top output transistor and a bottom output transistor switched in response to the first and second state signals, to drive an output signal with the top output transistor on and the bottom output transistor off in response to the first state signal and to maintain a low impedance path through the bottom output transistor with the top output transistor off in response to the second state signal; and the switching device having the output; an input coupled to the voltage on the secondary winding and a control input coupled to the output signal of the totem pole driver.
Claim 29
Dependent Claim
35 words
The secondary side post regulator of claim 23 wherein said programmable delay circuit includes a current source for charging a capacitor to generate a ramp signal in response to the edge of the sync signal.
Claim 30
Dependent Claim
37 words
The secondary side post regulator of claim 24 wherein said reset signal generator produces the reset signal when the ramp signal is below a first predetermined level and the sync signal is below a second predetermined level.
Claim 31
Dependent Claim
110 words
The secondary side post regulator of claim 23 wherein said programmable delay circuit comprises: a current source that charges a capacitor in response to the edge of said sync signal; a discharge transistor for discharging the capacitor; an error amplifier connected to receive a reference signal and the sense signal corresponding to the voltage at the output of said switching device in order to produce an error control signal; a comparator, connected to receive a voltage from the error control signal and a voltage signal from the capacitor, for generating the first state signal when the voltage signal on the capacitor rises above the voltage from the error control signal.
Claim 32
Dependent Claim
49 words
The secondary side post regulator of claim 23 wherein said switching device comprises an FET having a drain, a gate and a source wherein the drain is the input coupled to the voltage on the secondary winding, the gate is the control input and the source is the output.
References Cited (Backward Citations)
US3743860A
Cited
US3778581A
Cited
US3992638A
Cited
US3990000A
Cited
US4030015A
Cited
US4247751A
Cited
US4276548A
Cited
US4255715A
Cited
US4333490A
Cited
US4425548A
Cited
EP0047955A2
Cited
US4508979A
Cited
JPS5820026A
Cited
US4538101A
Cited
US4614899A
Cited
US4633381A
Cited
US4739198A
Cited
US4684824A
Cited
US4672332A
Cited
US4638176A
Cited
US4651678A
Cited
US4733104A
Cited
US4823070A
Cited
US4802077A
Cited
US4740742A
Cited
US5173849A
Cited
US4975823A
Cited
JPH01157612A
Cited
US4849651A
Cited
US5233603A
Cited
US4882664A
Cited
US5164657A
Cited
US4853837A
Cited
US5225767A
Cited
US5221887A
Cited
US4884165A
Cited
US4887022A
Cited
US5099138A
Cited
US5023481A
Cited
US5182472A
Cited
US5119284A
Cited
US5075839A
Cited
US5132891A
Cited
US5079453A
Cited
US5111133A
Cited
US5142217A
Cited
US5321596A
Cited
US5291382A
Cited
US5237606A
Cited
US5281862A
Cited
US5371552A
Cited
US5450019A
Cited
US5642027A
Cited
US5408150A
Cited
US5365118A
Cited
US5444359A
Cited
US5367247A
Cited
US5325258A
Cited
US5311150A
Cited
US5335014A
Cited
US5329175A
Cited
US5508906A
Cited
US5424932A
Cited
US5444695A
Cited
US5425017A
Cited
US5373217A
Cited
US5436583A
Cited
US5502610A
Cited
US5438278A
Cited
US5608346A
Cited
US5627460A
Cited
US5519357A
Cited
US5592128A
Cited
US5508664A
Cited
US5742491A
Cited
US5757210A
Cited
US5781058A
Cited
US5805401A
Cited
US5793241A
Cited
US5841641A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-09-20 | 2003-03-22 | 2003-09-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-09-20 | 2007-03-22 | 2007-09-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-09-20 | 2011-03-22 | 2011-09-21 | $7700.00 | Window Closed / Lapsed |