Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
376 words
A regulator-converter for regulating a bulk voltage to a maximum regulated output voltage comprising, in combination: clock means for generating first, second and third clock pulses at first, second and third outputs, respectively, of said clock means, said first clock pulse being at a frequency (F), said second clock pulse being at a frequency (F) and 180° out phase with said first clock pulse and said third clock pulse being at a frequency (2F); control means being driven by said first, second and third clock pulses and responsive to a ripple voltage on said regulated output voltage for generating, alternately, pulse width modulated control voltages at a frequency (F) at first and second outputs; regulator means having a first input operably connected to said first output of said control means, a second input operably connected to said second output of said control means and a third input connected to said bulk voltage for providing a switched voltage at a frequency (2F) at its output substantially equal in amplitude to said bulk voltage and in response to said amplified pulse width modulated control voltages at a frequency (F); said regulator means being comprised of a regulator interstage transformer having one end of a primary winding connected to said first output of said control means, the other end of said primary winding connected to said second output of said control means and a center tap connected by means of a current limiting resistor to a bias voltage, and said regulator interstage transformer having first and second secondary winding; a first regulator power transistor having its collector connected to said bulk voltage, its base connected to one end of said first secondary winding and its emitter connected to a tapped winding; and a second regulator power transistor having its collector connected to said bulk voltage, its base connected to one end of said second secondary winding and its emitter connected to a tapped winding, the other end of said first secondary winding being connected to the other end of said second secondary winding thereby forming said output of said regulator means; and averaging filter means connected to said output of said regulator means for filtering said switched voltage providing at its output a regulated voltage approximating said bulk voltage.
Claim 2
Dependent Claim
376 words
A regulator-converter for regulating a bulk voltage to a maximum regulated output voltage comprising, in combination: clock means for generating first, second and third clock pulses at first, second and third outputs, respectively, of said clock means, said first clock pulse being at a frequency (F), said second clock pulse being at a frequency (F) and 180° out phase with said first clock pulse and said third clock pulse being at a frequency (2F); control means being driven by said first, second and third clock pulses and responsive to a ripple voltage on said regulated output voltage for generating, alternately, pulse width modulated control voltages at a frequency (F) at first and second outputs; regulator means having a first input operably connected to said first output of said control means, a second input operably connected to said second output of said control means and a third input connected to said bulk voltage for providing a switched voltage at a frequency (2F) at its output substantially equal in amplitude to said bulk voltage and in response to said amplified pulse width modulated control voltages at a frequency (F); said regulator means being comprised of a regulator interstage transformer having one end of a primary winding connected to said first output of said control means, the other end of said primary winding connected to said second output of said control means and a center tap connected by means of a current limiting resistor to a bias voltage, and said regulator interstage transformer having first and second secondary winding; a first regulator power transistor having its collector connected to said bulk voltage, its base connected to one end of said first secondary winding and its emitter connected to a tapped winding; and a second regulator power transistor having its collector connected to said bulk voltage, its base connected to one end of said second secondary winding and its emitter connected to a tapped winding, the other end of said first secondary winding being connected to the other end of said second secondary winding thereby forming said output of said regulator means; and averaging filter means connected to said output of said regulator means for filtering said switched voltage providing at its output a regulated voltage approximating said bulk voltage.
Claim 3
Dependent Claim
444 words
The regulator-converter of claim 1 wherein said control means comprises, in combination: ramp generator means driven by said third clock pulse for generating a ramp voltage at the output of said ramp generator; error amplifier means having a first input connected to said output of said averaging filter means and a second input connected to a reference voltage for differentiating between said ripple voltage on said regulated output voltage and said reference voltage providing at its output an error voltage; comparator means having a first input connected to said output of said ramp generator means and a second input connected to said output of said error amplifier means for comparing said ramp voltage and said error voltage such that the output voltage of said comparator means is at an up level when said ramp voltage is less that said error voltage and is at a down level when said ramp voltage is greater than said error voltage; a first NAND gate having a first input connected to said output of said comparator means and a second input connected to said first output of said clock means, the output voltage of said first NAND gate being at an up level when either one of the inputs thereto is at a down level, and when both inputs thereto are at an up level said output voltage is at a down level; a second NAND gate having a first input connected to said output of said comparator means and a second input connected to said second output of said clock means, the output voltage of said second NAND gate being at an up level when either of the inputs thereto is at a down level, and when both inputs thereto are at an up level, said output voltage is at a down level; a first regulator driver transistor having its base connected to said output of said second NAND gate, its emitter connected to ground and its collector, with a first clamping diode connected thereto, connected at said first output of said control means for providing one of said amplified pulse width modulated control voltages, and said first clamping diode providing a current path to ground when said first regulator driver transistor is off; and a second regulator driver transistor having its base connected to said output of said first NAND gate, its emitter connected to ground and its collector, with a second clamping diode connected thereto, connected at second output of said control means for providing the other one of said amplified pulse width modulated control voltages, and said second clamping diode providing a current path to ground when said second regulator driver transistor is off.
Claim 4
Dependent Claim
719 words
A regulator-converter/power converter for regulating and converting a bulk voltage to a stepped down isolated regulated output voltage having improved output power capability comprising, in combination: clock means for generating first, second, third and fourth clock pulses at first, second, third and fourth outputs, respectively, of said clock means, said first clock pulse being at a frequency (F), said second clock pulse being at a frequency 180° out phase with said first clock pulse, said third clock pulse being at a frequency (2F) and said fourth clock pulse being at a frequency (2F) and 180° out of phase with said third clock pulse; control means being driven by said first, second and third clock pulses and responsive to a ripple voltage on said regulated output voltage for generating, alternately, pulse width modulated control voltages at a frequency (F) at first and second outputs; regulator means having a first input operably connected to said first output of said control means, a second input operably connected to said second output of said control means and a third input connected to said bulk voltage for providing a switched voltage at a frequency (2F) at its output substantially equal in amplitude to said bulk voltage and in response to said amplified pulse width modulated control voltages at a frequency (F); averaging filter means connected to said output of said regulator means being responsive to said switched voltage of said regulator means for providing a filtered regulated voltage at an output; converter driver means having inputs connected to said third and fourth unmodulated clock pulses for amplifying said third and fourth clock pulses, alternately, providing at first and second outputs third and fourth amplified clock pulses, respectively; converter means configurated in a "current mode" push-pull circuit having a first input operably connected to said first output of said converter driver means, a second input operably connected to said second output of said converter driver means and a third input connected to said output of said averaging filter means for providing at its outputs, alternately, stepped down switched regulated voltages in synchronism with said switched voltage of said regulator means, and in response to said amplified clock pulses and said regulated voltage; said converter means being comprised of a converter interstage transformer having one end of a primary winding connected to said first output of said converter driver means, the other end of said primary winding being connected to said second output of said converter driver means, and said converter interstage transformer having first, second, third and fourth secondary windings; a first power converter transistor having its base connected to one end of said first secondary winding, its emitter connected to the other end of said first secondary winding and to one end of said second secondary winding, and its collector connected to one end of a primary winding of a power converter transformer; the other end of said second secondary winding being connected to ground; and a second power converter transistor having its base connected to one end of said fourth secondary winding, its emitter connected to the other end of said fourth secondary winding and to one end of said third secondary winding, and its collector connected to the other end of said primary winding of said power converter transformer, the other end of said third secondary winding being connected to ground; said second and third secondary windings being regenerative feedback windings to provide positive feedback to said first and fourth secondary windings and thereby reduce coupling noise between said primary and secondary windings; said primary winding of said power converter transformer having said output of said averaging filter means connected at its center tap, said power converter transformers secondary winding being said outputs of said converter means; full wave rectification means operably connected to said outputs of said converter means for rectifying said stepped down switched regulated voltages of said converter means, a full wave rectified voltage being provided at the output of said full wave rectification means; and converter filter means having a series inductor and a shunt capacitor to ground, one end of said series conductor being connected to said output of said full wave rectification means and the other end of said series inductor being connected to a load thereby providing said ripple voltage on said regulated output voltage.
Claim 5
Dependent Claim
719 words
A regulator-converter/power converter for regulating and converting a bulk voltage to a stepped down isolated regulated output voltage having improved output power capability comprising, in combination: clock means for generating first, second, third and fourth clock pulses at first, second, third and fourth outputs, respectively, of said clock means, said first clock pulse being at a frequency (F), said second clock pulse being at a frequency 180° out phase with said first clock pulse, said third clock pulse being at a frequency (2F) and said fourth clock pulse being at a frequency (2F) and 180° out of phase with said third clock pulse; control means being driven by said first, second and third clock pulses and responsive to a ripple voltage on said regulated output voltage for generating, alternately, pulse width modulated control voltages at a frequency (F) at first and second outputs; regulator means having a first input operably connected to said first output of said control means, a second input operably connected to said second output of said control means and a third input connected to said bulk voltage for providing a switched voltage at a frequency (2F) at its output substantially equal in amplitude to said bulk voltage and in response to said amplified pulse width modulated control voltages at a frequency (F); averaging filter means connected to said output of said regulator means being responsive to said switched voltage of said regulator means for providing a filtered regulated voltage at an output; converter driver means having inputs connected to said third and fourth unmodulated clock pulses for amplifying said third and fourth clock pulses, alternately, providing at first and second outputs third and fourth amplified clock pulses, respectively; converter means configurated in a "current mode" push-pull circuit having a first input operably connected to said first output of said converter driver means, a second input operably connected to said second output of said converter driver means and a third input connected to said output of said averaging filter means for providing at its outputs, alternately, stepped down switched regulated voltages in synchronism with said switched voltage of said regulator means, and in response to said amplified clock pulses and said regulated voltage; said converter means being comprised of a converter interstage transformer having one end of a primary winding connected to said first output of said converter driver means, the other end of said primary winding being connected to said second output of said converter driver means, and said converter interstage transformer having first, second, third and fourth secondary windings; a first power converter transistor having its base connected to one end of said first secondary winding, its emitter connected to the other end of said first secondary winding and to one end of said second secondary winding, and its collector connected to one end of a primary winding of a power converter transformer; the other end of said second secondary winding being connected to ground; and a second power converter transistor having its base connected to one end of said fourth secondary winding, its emitter connected to the other end of said fourth secondary winding and to one end of said third secondary winding, and its collector connected to the other end of said primary winding of said power converter transformer, the other end of said third secondary winding being connected to ground; said second and third secondary windings being regenerative feedback windings to provide positive feedback to said first and fourth secondary windings and thereby reduce coupling noise between said primary and secondary windings; said primary winding of said power converter transformer having said output of said averaging filter means connected at its center tap, said power converter transformers secondary winding being said outputs of said converter means; full wave rectification means operably connected to said outputs of said converter means for rectifying said stepped down switched regulated voltages of said converter means, a full wave rectified voltage being provided at the output of said full wave rectification means; and converter filter means having a series inductor and a shunt capacitor to ground, one end of said series conductor being connected to said output of said full wave rectification means and the other end of said series inductor being connected to a load thereby providing said ripple voltage on said regulated output voltage.