US5805401A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Undervoltage lockout circuit with sleep pin
Assignee: Semiconductor Components Industries LLC
•
Filing: 1996-07-17
•
Granted: 1998-09-08
•
Expires: 2016-07-17
Abstract
Abstract A sleep switch connected to a ramp pin, an undervoltage lockout circuit and a hysteretic differential comparator for use in the undervoltage lockout circuit are disclosed. An integrated circuit has a comparator that receives a voltage from the ramp pin which it compares with a control voltage. The sleep switch connected to the ramp pin is activated when the ramp pin is below a predetermined voltage threshold at which point it puts the integrated circuit into a low power consumption sleep mode. The undervoltage lockout circuit includes a detection leg connected between the supply terminal and ground. A current supply is enabled when the voltage across a resistive portion of a detection leg rises above a first threshold. A differential comparator is responsive to the detection voltage for enabling the current supply. The differential comparator may include three transistors arranged to provide first and second detection thresholds so as to establish a hysteresis.
Inventors
- 👤 George E. Schuellein
- 👤 Arthur R. Theroux
- 👤 Christopher J. Sanzo
- 👤 Gedaly Levin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:37
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/22; H03K17/30
Claims Analysis
Total Claims: 52
Claim 1
Independent Claim
121 words
An integrated circuit comprising: a ramp pin for connection to an external capacitor; a comparator connected to receive a voltage from said ramp pin to compare the ramp pin voltage to a control voltage; Vcc means for receiving a supply voltage; a regulator connected to said Vcc means for generating a regulated voltage; a current source, connected to said regulated voltage, for supplying charging current to said ramp pin; and a sleep switch, connected to said ramp pin so as to be activated when said ramp pin is below a predetermined voltage threshold, for putting said integrated circuit into a low power consumption sleep mode when said sleep switch is activated by said ramp pin falling below the predetermined voltage threshold.
Claim 2
Dependent Claim
121 words
An integrated circuit comprising: a ramp pin for connection to an external capacitor; a comparator connected to receive a voltage from said ramp pin to compare the ramp pin voltage to a control voltage; Vcc means for receiving a supply voltage; a regulator connected to said Vcc means for generating a regulated voltage; a current source, connected to said regulated voltage, for supplying charging current to said ramp pin; and a sleep switch, connected to said ramp pin so as to be activated when said ramp pin is below a predetermined voltage threshold, for putting said integrated circuit into a low power consumption sleep mode when said sleep switch is activated by said ramp pin falling below the predetermined voltage threshold.
Claim 3
Dependent Claim
29 words
The integrated circuit of claim 1 wherein said sleep switch disables said regulator and said current source when putting said integrated circuit into the low power consumption sleep mode.
Claim 4
Dependent Claim
35 words
The integrated circuit of claim 1 wherein said sleep switch comprises a transistor having an emitter connected to said ramp pin, a collector and a base clamped above one semiconductor junction voltage drop above ground.
Claim 5
Dependent Claim
60 words
The integrated circuit of claim 3 further comprising at least two semiconductor junctions connected in series between said Vcc means and ground and wherein the base of said transistor is connected between said Vcc means and said at least two semiconductor junctions so that the base of said transistor is clamped at least two semiconductor junction voltage drops above ground.
Claim 6
Dependent Claim
70 words
The integrated circuit of claim 4 further comprising an undervoltage lockout circuit and a bias current path between said undervoltage lockout circuit and ground, said bias current path being connected in parallel with the base and emitter of said transistor and wherein said undervoltage lockout circuit is shut off when the base of said transistor falls below the predetermined voltage threshold shutting off current flow through said bias current path.
Claim 7
Dependent Claim
48 words
The integrated circuit of claim 4 further comprising a discharging transistor connected to said ramp pin and a discharge clamp to prevent the discharging transistor from pulling the external capacitor below a minimum clamped voltage, the minimum clamped voltage being greater than two semiconductor voltage drops above ground.
Claim 8
Dependent Claim
136 words
An integrated circuit comprising: Vcc means for receiving a supply voltage; an undervoltage lockout circuit for enabling said integrated circuit when the supply voltage rises above a first threshold and for disabling said integrated circuit when the supply voltage falls below a second threshold; a first semiconductor junction connected to ground; a transistor having a base coupled to said Vcc means, an emitter coupled through said first semiconductor junction to ground and a collector connected to said undervoltage lockout circuit; a sleep pin; and a second semiconductor junction connected between the base of said transistor and said sleep pin so that, when said sleep pin is forced below a predetermined voltage threshold, current is prevented from flowing through the collector of said transistor so as to disable said undervoltage lockout circuit thereby disabling said integrated circuit.
Claim 9
Dependent Claim
136 words
An integrated circuit comprising: Vcc means for receiving a supply voltage; an undervoltage lockout circuit for enabling said integrated circuit when the supply voltage rises above a first threshold and for disabling said integrated circuit when the supply voltage falls below a second threshold; a first semiconductor junction connected to ground; a transistor having a base coupled to said Vcc means, an emitter coupled through said first semiconductor junction to ground and a collector connected to said undervoltage lockout circuit; a sleep pin; and a second semiconductor junction connected between the base of said transistor and said sleep pin so that, when said sleep pin is forced below a predetermined voltage threshold, current is prevented from flowing through the collector of said transistor so as to disable said undervoltage lockout circuit thereby disabling said integrated circuit.
Claim 10
Dependent Claim
57 words
The integrated circuit of claim 7 further comprising at least two semiconductor junctions connected in series between the base of said transistor and ground such that, when said integrated circuit is disabled upon said sleep pin being forced below the predetermined threshold, substantially all current from said Vcc means flows through said at least two semiconductor junctions.
Claim 11
Dependent Claim
18 words
The integrated circuit of claim 7 wherein said sleep pin is a multifunction pin for said integrated circuit.
Claim 12
Dependent Claim
31 words
The integrated circuit of claim 7 further comprising a regulator, connected to said Vcc means, for supplying a regulated voltage on said integrated circuit when enabled by said undervoltage lockout circuit.
Claim 13
Dependent Claim
24 words
The integrated circuit of claim 10 further comprising a current source, connected to said regulator, for charging an external capacitor through said sleep pin.
Claim 14
Dependent Claim
31 words
The integrated circuit of claim 11 further comprising a comparator connected to receive a voltage from said sleep pin for comparing the voltage on said sleep pin to a control voltage.
Claim 15
Dependent Claim
46 words
The integrated circuit of claim 11 further comprising a discharging transistor connected to said sleep pin and a discharge clamp to prevent the discharging transistor from pulling the external capacitor below a minimum clamped voltage, the minimum clamped voltage being greater than the predetermined voltage threshold.
Claim 16
Dependent Claim
66 words
An integrated circuit with undervoltage lockout comprising: supply terminal means for receiving a supply voltage; a detection leg connected between said supply terminal means and ground; a current supply connected to said supply terminal means; and a differential comparator responsive to a detection voltage across a resistive portion of said detection leg for enabling said current supply when the detection voltage rises past a first threshold.
Claim 17
Dependent Claim
66 words
An integrated circuit with undervoltage lockout comprising: supply terminal means for receiving a supply voltage; a detection leg connected between said supply terminal means and ground; a current supply connected to said supply terminal means; and a differential comparator responsive to a detection voltage across a resistive portion of said detection leg for enabling said current supply when the detection voltage rises past a first threshold.
Claim 18
Dependent Claim
38 words
The integrated circuit of claim 14 wherein said detection leg includes a series of diodes so that substantially no current flows in said integrated circuit until the supply voltage exceeds the combined semiconductor junction voltages of said diodes.
Claim 19
Dependent Claim
27 words
The integrated circuit of claim 14 wherein said differential comparator further includes hysteresis for disabling said current supply when the detection voltage falls below a second threshold.
Claim 20
Dependent Claim
53 words
The integrated circuit of claim 16 wherein a difference between an enable voltage threshold on said supply terminal means, at which said hysteretic differential comparator enables said current supply, and a disable voltage threshold on said supply terminal means, at which said hysteretic differential comparator disables said current supply, is substantially temperature independent.
Claim 21
Dependent Claim
37 words
The integrated circuit of claim 16 wherein said differential comparator comprises a plurality of transistors and wherein the first threshold and the second threshold are each functions of emitter area ratios defined by said plurality of transistors.
Claim 22
Dependent Claim
51 words
The integrated circuit of claim 14 further comprising a bias current transistor having a base connected to said detection leg, a collector connected to said differential comparator and an emitter coupled to ground so as to disable said comparator and said current supply when said bias current transistor is shut off.
Claim 23
Dependent Claim
78 words
The integrated circuit of claim 19 further comprising a sleep transistor having a collector, a base connected to the base of said bias current transistor and an emitter connected to a sleep pin so that when said sleep pin is forced below a predetermined voltage threshold, current is prevented from flowing through the collector of said bias current transistor so as to disable said differential comparator thereby putting said integrated circuit into a low power consumption sleep mode.
Claim 24
Dependent Claim
22 words
The integrated circuit of claim 20 further comprising a comparator for comparing the voltage on said sleep pin with a control voltage.
Claim 25
Dependent Claim
31 words
The integrated circuit of claim 20 further comprising means for clamping the base of said sleep transistor at a voltage more than one semiconductor junction voltage above the predetermined voltage threshold.
Claim 26
Dependent Claim
67 words
The integrated circuit of claim 14 wherein said differential comparator comprises a first transistor having a base connected to one end of the resistive portion of said detection leg, a collector and an emitter and a second transistor having a base connected to a second end of the resistive portion of said detection leg, an emitter connected to the emitter of said first transistor and a collector.
Claim 27
Dependent Claim
39 words
The integrated circuit of claim 23 wherein said differential comparator further comprises a third transistor having a base connected to the base of said second transistor, an emitter connected to the emitter of said second transistor and a collector.
Claim 28
Dependent Claim
63 words
The integrated circuit of claim 24 further comprising means, connected to the collector of the third transistor, for providing current to the collector of the third transistor from one of a first and second current path, the first current path being coupled to the collector of said first transistor and the second current path being coupled to the collector of said second transistor.
Claim 29
Dependent Claim
57 words
The integrated circuit of claim 25 wherein said means for providing current to the collector of the third transistor comprises a latch for providing current from the first current path when the detection voltage rises above the first threshold and for providing current from the second current path when the detection voltage falls below the second threshold.
Claim 30
Dependent Claim
55 words
The integrated circuit of claim 25 wherein said detection leg includes a diode and said integrated circuit further comprises a transistor connected in parallel with said diode and having a base connected to said current supply in such a manner that said transistor provides a short around said diode when the current supply is conducting.
Claim 31
Dependent Claim
112 words
An integrated circuit with undervoltage lockout comprising: supply terminal means for receiving a supply voltage; a detection leg connected between said supply terminal means and ground, said detection leg including a series of diodes so that substantially no current flows in said detection leg until the supply voltage exceeds the combined semiconductor junction voltages of said diodes; a current supply connected to said supply terminal means; and a hysteretic differential comparator responsive to a detection voltage across a portion of said detection leg for enabling said current supply when the detection voltage rises past a first threshold and for disabling said current supply when the detection voltage falls below a second threshold.
Claim 32
Dependent Claim
112 words
An integrated circuit with undervoltage lockout comprising: supply terminal means for receiving a supply voltage; a detection leg connected between said supply terminal means and ground, said detection leg including a series of diodes so that substantially no current flows in said detection leg until the supply voltage exceeds the combined semiconductor junction voltages of said diodes; a current supply connected to said supply terminal means; and a hysteretic differential comparator responsive to a detection voltage across a portion of said detection leg for enabling said current supply when the detection voltage rises past a first threshold and for disabling said current supply when the detection voltage falls below a second threshold.
Claim 33
Dependent Claim
53 words
The integrated circuit of claim 28 wherein a difference between an enable voltage threshold on said supply terminal means, at which said hysteretic differential comparator enables said current supply, and a disable voltage threshold on said supply terminal means, at which said hysteretic differential comparator disables said current supply, is substantially temperature independent.
Claim 34
Dependent Claim
65 words
The integrated circuit of claim 28 further comprising a transistor having an emitter connected to the supply voltage, a collector connected to said detection leg and a base connected to said current supply in such a manner that said transistor provides a short around at least one of the diodes in the series of diodes in said detection leg when said current supply is conducting.
Claim 35
Dependent Claim
52 words
The integrated circuit of claim 28 further comprising a bias current transistor having a base connected to said detection leg, a collector connected to said hysteretic differential comparator and an emitter coupled to ground so as to disable said comparator and said current supply when said bias current transistor is shut off.
Claim 36
Dependent Claim
72 words
The integrated circuit of claim 31 further comprising a sleep transistor having a collector, a base connected to the base of said bias current transistor and an emitter connected to a sleep pin so that when said sleep pin is forced below a predetermined voltage threshold, current is prevented from flowing through the collector of said bias current transistor so as to disable said hysteretic differential comparator thereby disabling said integrated circuit.
Claim 37
Dependent Claim
22 words
The integrated circuit of claim 32 further comprising a comparator for comparing the voltage on said sleep pin with a control voltage.
Claim 38
Dependent Claim
31 words
The integrated circuit of claim 32 further comprising means for clamping the base of said sleep transistor at a voltage more than one semiconductor junction voltage above the predetermined voltage threshold.
Claim 39
Dependent Claim
66 words
The integrated circuit of claim 28 wherein said hysteretic differential comparator comprises a first transistor having a base connected to one end of the portion of said detection leg, a collector and an emitter and a second transistor having a base connected to a second end of the portion of said detection leg, an emitter connected to the emitter of said first transistor and a collector.
Claim 40
Dependent Claim
40 words
The integrated circuit of claim 35 wherein said hysteretic differential comparator further comprises a third transistor having a base connected to the base of said second transistor, an emitter connected to the emitter of said second transistor and a collector.
Claim 41
Dependent Claim
33 words
The integrated circuit of claim 36 wherein the first threshold and the second threshold are each a function of ratios of emitter areas of the emitters of the first, second and third transistors.
Claim 42
Dependent Claim
68 words
The integrated circuit of claim 36 wherein said hysteretic differential comparator further comprises means, connected to the collector of the third transistor, for providing current to the collector of the third transistor from one of a first and second current path, the first current path being coupled to the collector of said first transistor and the second current path being coupled to the collector of said second transistor.
Claim 43
Dependent Claim
57 words
The integrated circuit of claim 38 wherein said means for providing current to the collector of the third transistor comprises a latch for providing current from the first current path when the detection voltage rises above the first threshold and for providing current from the second current path when the detection voltage falls below the second threshold.
Claim 44
Dependent Claim
158 words
A hysteretic differential comparator comprising: a first transistor having a base for receiving a first input, a collector and an emitter; a second transistor having a base for receiving a second input, an emitter connected to the emitter of said first transistor and a collector; and a third transistor having a base connected to the base of said second transistor, an emitter connected to the emitter of said second transistor and a collector; and means, connected to the collector of the third transistor, for providing current to the collector of the third transistor from one of a first current path and a second current path, the second current path being coupled to the collector of said second transistor to set a first threshold voltage difference between the first and second inputs and the first current path being coupled to the collector of said first transistor to set a second threshold voltage difference between the first and second inputs.
Claim 45
Dependent Claim
158 words
A hysteretic differential comparator comprising: a first transistor having a base for receiving a first input, a collector and an emitter; a second transistor having a base for receiving a second input, an emitter connected to the emitter of said first transistor and a collector; and a third transistor having a base connected to the base of said second transistor, an emitter connected to the emitter of said second transistor and a collector; and means, connected to the collector of the third transistor, for providing current to the collector of the third transistor from one of a first current path and a second current path, the second current path being coupled to the collector of said second transistor to set a first threshold voltage difference between the first and second inputs and the first current path being coupled to the collector of said first transistor to set a second threshold voltage difference between the first and second inputs.
Claim 46
Dependent Claim
72 words
The hysteretic differential comparator of claim 40 wherein said means for providing current to the collector of the third transistor comprises a latch for providing current from the first path when the voltage difference between the first input and the second input rises above the first threshold and for providing current from the second current path when the voltage difference between the first input and second input falls below the second threshold.
Claim 47
Dependent Claim
31 words
The hysteretic differential comparator of claim 40 further comprising a current steering comparator connected to said means for providing current so as to provide an output from said hysteretic differential comparator.
Claim 48
Dependent Claim
35 words
The hysteretic differential comparator of claim 40 wherein the first threshold voltage difference and the second threshold voltage difference are each a function of emitter area ratios determined by said first, second and third transistors.
Claim 49
Dependent Claim
105 words
An integrated circuit comprising: a ramp pin for connection to an external capacitor; a comparator connected to receive a voltage from said ramp pin to compare the ramp pin voltage to a control voltage; Vcc means for receiving a supply voltage; a regulator connected to said Vcc means for generating a regulated voltage; and a sleep switch, connected to said ramp pin so as to be activated when said ramp pin is below a predetermined voltage threshold, for putting said integrated circuit into a low power consumption sleep mode when said sleep switch is activated by said ramp pin falling below the predetermined voltage threshold.
Claim 50
Dependent Claim
105 words
An integrated circuit comprising: a ramp pin for connection to an external capacitor; a comparator connected to receive a voltage from said ramp pin to compare the ramp pin voltage to a control voltage; Vcc means for receiving a supply voltage; a regulator connected to said Vcc means for generating a regulated voltage; and a sleep switch, connected to said ramp pin so as to be activated when said ramp pin is below a predetermined voltage threshold, for putting said integrated circuit into a low power consumption sleep mode when said sleep switch is activated by said ramp pin falling below the predetermined voltage threshold.
Claim 51
Dependent Claim
35 words
The integrated circuit of claim 44 wherein said sleep switch comprises a transistor having an emitter connected to said ramp pin, a collector and a base clamped above one semiconductor junction voltage drop above ground.
Claim 52
Dependent Claim
25 words
The integrated circuit of claim 44 wherein said sleep switch disables said regulator when putting said integrated circuit into the low power consumption sleep mode.
References Cited (Backward Citations)
US3430227A
Cited
US3573776A
Cited
US3800168A
Cited
US3796896A
Cited
US4030015A
Cited
US4345218A
Cited
US4538101A
Cited
US4564879A
Cited
US4554412A
Cited
US4733104A
Cited
US4667265A
Cited
US4806787A
Cited
US4823070A
Cited
US4800331A
Cited
US4740742A
Cited
US4975823A
Cited
US4887022A
Cited
US5070322A
Cited
US4972136A
Cited
US5099381A
Cited
US5355123A
Cited
US5142217A
Cited
US5256914A
Cited
US5642027A
Cited
US5267118A
Cited
US5367247A
Cited
US5610792A
Cited
US5565807A
Cited
US5627460A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-07 | 2002-03-09 | 2002-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-07 | 2006-03-09 | 2006-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-07 | 2010-03-09 | 2010-09-08 | $7700.00 | Window Closed / Lapsed |