US5841150A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stack/trench diode for use with a muti-state material in a non-volatile memory cell
Assignee: Round Rock Research LLC
•
Filing: 1997-02-12
•
Granted: 1998-11-24
•
Expires: 2017-02-12
Abstract
Abstract The invention provides a vertically oriented diode for use in delivering large amounts of current to a variable resistance element in a multi-state memory cell. The vertical diode is disposed in a diode container extending downwardly from the top of a tall oxide stack into a deep trench in single crystal silicon. The diode is formed of a combination of single crystal and/or polycrystalline silicon layers disposed vertically inside the diode container. The memory element is formed above the diode to complete a memory cell. The vertical construction of the diode provides a large diode surface area capable of generating a very large current flow through the memory element, as is required for programming. In this way, a highly effective diode can be created for delivering a large current without requiring the substrate surface space normally associated with such large diodes.
Inventors
- 👤 Fernando Gonzalez
- 👤 Ray Turi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:32
CPC Classifications
H; H10; H10B; H10B63/00; H10B63/10; H10B63/20; H10B63/80; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/201; H10D84/204; H10D84/221; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10N; H10N70/00; H10N70/20; H10N70/231; H10N70/801; H10N70/821; H10N70/826; H10N70/881; H10N70/882; H10N70/8828
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
85 words
A chalcogenide-based memory cell having a first node and a second node, said cell comprising: a silicon base; an oxide layer disposed above said silicon base; a diode container extending from a top surface of said oxide layer downwardly into a trench formed in said silicon base, said first node being disposed in electrical communication with a perimeter of said container; a diode disposed inside said container; and a chalcogenide memory element electrically coupled between said diode and said second node of said memory cell.
Claim 2
Dependent Claim
85 words
A chalcogenide-based memory cell having a first node and a second node, said cell comprising: a silicon base; an oxide layer disposed above said silicon base; a diode container extending from a top surface of said oxide layer downwardly into a trench formed in said silicon base, said first node being disposed in electrical communication with a perimeter of said container; a diode disposed inside said container; and a chalcogenide memory element electrically coupled between said diode and said second node of said memory cell.
Claim 3
Dependent Claim
23 words
The memory cell of claim 1, wherein said first node is disposed in said silicon base along said perimeter of said diode container.
Claim 4
Dependent Claim
40 words
The memory cell of claim 1, wherein a container lining is disposed along said perimeter of said container between said perimeter and said diode, said lining effective to reduce the resistance presented by said diode during operation of said cell.
Claim 5
Dependent Claim
33 words
The memory cell of claim 1, wherein said diode comprises a first silicon layer disposed around said perimeter of said container, and a second silicon layer disposed concentrically inside said first silicon layer.
Claim 6
Dependent Claim
26 words
The memory cell of claim 4, wherein said first silicon layer is an epitaxial silicon layer and wherein said second silicon layer is a polysilicon layer.
Claim 7
Dependent Claim
43 words
The memory cell of claim 1, wherein said memory cell further comprises a spacer disposed at an edge of said diode, said edge being formed where said diode emerges from said container, said spacer effective to electrically isolate said diode from surrounding regions.
Claim 8
Dependent Claim
52 words
The memory cell of claim 1, wherein said memory element comprises a chalcogenide layer and a shaping layer, said shaping layer contouring said chalcogenide layer to at least partially define a chalcogenide active area at a center of said memory cell where said chalcogenide layer is in electrical communication with said diode.
Claim 9
Dependent Claim
127 words
A chalcogenide-based memory matrix formed on a structure having an oxide layer disposed above a silicon base, said matrix comprising: a plurality of memory cells disposed between a plurality of first address lines and second address lines, each said memory cell comprising: (i) a first node and a second node, said first node being electrically connected to one of said first address lines and said second node being electrically connected to one of said second address lines; (ii) a chalcogenide memory element electrically coupled to said second node; and (iii) a diode disposed in a container extending from a top surface of said oxide layer downwardly into a trench formed in said silicon base, said diode being electrically coupled between said memory element and said first node.
Claim 10
Dependent Claim
127 words
A chalcogenide-based memory matrix formed on a structure having an oxide layer disposed above a silicon base, said matrix comprising: a plurality of memory cells disposed between a plurality of first address lines and second address lines, each said memory cell comprising: (i) a first node and a second node, said first node being electrically connected to one of said first address lines and said second node being electrically connected to one of said second address lines; (ii) a chalcogenide memory element electrically coupled to said second node; and (iii) a diode disposed in a container extending from a top surface of said oxide layer downwardly into a trench formed in said silicon base, said diode being electrically coupled between said memory element and said first node.
Claim 11
Dependent Claim
34 words
The memory of claim 8, wherein said first node of each said memory cell is in communication with said container so as to create an electrical contact between said first node and said diode.
Claim 12
Dependent Claim
37 words
The memory of claim 9, wherein said diode of each said memory cell comprises a first silicon layer disposed about a wall of said container, and a second silicon layer disposed concentrically inside said first silicon layer.
Claim 13
Dependent Claim
30 words
The memory of claim 10, wherein said first silicon layer is a layer of P- epitaxial silicon, and wherein said second silicon layer is a layer of N+ polycrystalline silicon.
Claim 14
Dependent Claim
22 words
The memory cell of claim 9, wherein said first address line is a digitline and said second address line is a wordline.
Claim 15
Dependent Claim
40 words
The memory of claim 9, wherein said first node of each said memory cell is disposed along an upper surface of said silicon base, and wherein each said first node is a part of one of said first address lines.
Claim 16
Dependent Claim
26 words
The memory cell of claim 13, wherein a strapping layer is disposed in electrical contact with each of said first address lines across its entire length.
Claim 17
Dependent Claim
13 words
The memory of claim 14, wherein said strapping layer is a tungsten layer.
Claim 18
Dependent Claim
17 words
The memory of claim 8, wherein said silicon base is an n-well formed in a p-type substrate.
References Cited (Backward Citations)
US3423646A
Cited
GB1347688A
Cited
GB1319388A
Cited
US3796926A
Cited
US3875566A
Cited
US4099260A
Cited
US4115872A
Cited
US4194283A
Cited
US4227297A
Cited
US4203123A
Cited
US4174521A
Cited
US4502208A
Cited
US4272562A
Cited
US4458260A
Cited
US4569698A
Cited
EP0117045A2
Cited
JPS60109266A
Cited
US4876668A
Cited
US4892840A
Cited
US4757359A
Cited
US4823181A
Cited
US4876220A
Cited
US4881114A
Cited
US4809044A
Cited
US4804490A
Cited
US5144404A
Cited
US5166758A
Cited
US5296716A
Cited
US5335219A
Cited
US5341328A
Cited
US5177567A
Cited
WO1993004506A1
Cited
US5166096A
Cited
US5359205A
Cited
US5510629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-23 | 2002-05-25 | 2002-11-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-23 | 2006-05-25 | 2006-11-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-23 | 2010-05-25 | 2010-11-24 | $7700.00 | Window Closed / Lapsed |