US5818753A — Electrically-erasable and programmable ROM with p…

Claim 1

Independent Claim 325 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, bit lines arranged to cross the word lines at cross points, and a memory block containing memory cells corresponding in number to the bit lines, said memory cells being arranged at respective cross points between the word lines and the bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor being arranged at said respective cross points and each said memory cell transistor having a source or drain connected to one of the bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write date generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for, when said bit line selection data hold means holds specific bit line selection data representing a specific content of said multi-value write data, activating only specific one or ones of the bit lines corresponding to the specific bit line selection data; and drive signal means coupled to the memory cell transistors for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential, representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 2

Dependent Claim 325 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, bit lines arranged to cross the word lines at cross points, and a memory block containing memory cells corresponding in number to the bit lines, said memory cells being arranged at respective cross points between the word lines and the bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor being arranged at said respective cross points and each said memory cell transistor having a source or drain connected to one of the bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write date generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for, when said bit line selection data hold means holds specific bit line selection data representing a specific content of said multi-value write data, activating only specific one or ones of the bit lines corresponding to the specific bit line selection data; and drive signal means coupled to the memory cell transistors for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential, representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 3

Dependent Claim 69 words

The non-volatile semiconductor memory according to claim 1, further comprising: potential set means for generating a potential set signal in response to a content of the multi-value write data generated by said write data generation means, said potential set signal being coupled to said drive signal means for setting the first voltage potential of said drive signal at one value corresponding to the content of the multi-value write data.

Claim 4

Dependent Claim 70 words

The non-volatile semiconductor memory according to claim 1, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines so that the activated bit line potential varies with a prescribed rate of change when said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 5

Dependent Claim 70 words

The non-volatile semiconductor memory according to claim 2, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines so that the activated bit line potential varies with a prescribed rate of change when said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 6

Dependent Claim 81 words

The non-volatile semiconductor memory according to claim 1, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines so that the activated bit line potential substantially rises with an exponential curve with respect to time representing repetitions of application of said drive signal, when said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 7

Dependent Claim 81 words

The non-volatile semiconductor memory according to claim 2, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines so that the activated bit line potential substantially rises with an exponential curve with respect to time representing repetitions of application of said drive signal, when said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 8

Dependent Claim 92 words

The non-volatile semiconductor memory according to claim 1, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines, so that a potential difference between the activated bit line and each floating gate of the memory cell transistors of said memory block to which data should be written is maintained at a substantially constant value while said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 9

Dependent Claim 92 words

The non-volatile semiconductor memory according to claim 2, further comprising: bit line potential control means coupled to said bit lines for controlling a bit line potential of the activated bit lines, so that a potential difference between the activated bit line and each floating gate of the memory cell transistors of said memory block to which data should be written is maintained at a substantially constant value while said drive signal is supplied to each control gate of the memory cell transistors of said memory block to which data should be written.

Claim 10

Dependent Claim 304 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, bit lines arranged to cross the word lines at cross points, and a memory block containing memory cells corresponding in number to the bit lines, said memory cells being arranged at respective cross points between the word lines and the bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor being arranged at said respective cross points and each said memory cell transistor having a source or drain connected to one of the bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write data generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for activating only specific one or ones of the bit lines corresponding to a specific content of said multi-value write data; and drive signal means coupled to the memory cell transistor for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 11

Dependent Claim 304 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, bit lines arranged to cross the word lines at cross points, and a memory block containing memory cells corresponding in number to the bit lines, said memory cells being arranged at respective cross points between the word lines and the bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor being arranged at said respective cross points and each said memory cell transistor having a source or drain connected to one of the bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write data generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for activating only specific one or ones of the bit lines corresponding to a specific content of said multi-value write data; and drive signal means coupled to the memory cell transistor for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 12

Dependent Claim 43 words

The non-volatile semiconductor memory according to any one of claims 1 through 8, further comprising: static type memory blocks respectively connected to said bit lines, said static type memory blocks temporarily holding data pieces to be stored in said memory cell transistors, respectively.

Claim 13

Dependent Claim 38 words

The non-volatile semiconductor memory according to claim 9, further comprising; static type memory blocks respectively connected to said bit lines, said static type memory blocks temporarily holding data pieces to be stored in said memory cell transistors, respectively.

Claim 14

Dependent Claim 30 words

The non-volatile semiconductor memory according to any one of claims 1 through 8, further comprising: means coupled to the bit lines for providing small currents to the bit lines, respectively.

Claim 15

Dependent Claim 25 words

The non-volatile semiconductor memory according to claim 9, further comprising: means coupled to the bit lines for providing small currents to the bit lines, respectively.

Claim 16

Dependent Claim 25 words

The non-volatile semiconductor memory according to claim 10, further comprising: means coupled to the bit lines for providing small currents to the bit lines, respectively.

Claim 17

Dependent Claim 25 words

The non-volatile semiconductor memory according to claim 11, further comprising: means coupled to the bit lines for providing small currents to the bit lines, respectively.

Claim 18

Dependent Claim 105 words

The non-volatile semiconductor memory according to claim 12, further comprising: determination data generation means for generating determination data by which it is determined whether said providing means provides the small currents to the bit lines; memory means coupled to the determination data generation means for storing a content of the determination data unless data writing or data erasing of said memory cell transistors is completed; and selection means coupled to said memory means for selectively effecting supply of the small current only to specific one or ones of the bit lines which is or are determined by the determination data stored in said memory means.

Claim 19

Dependent Claim 104 words

The non-volatile semiconductor memory according claim 13, further comprising: determination data generation means for generating determination data by which it is determined whether said providing means provides the small currents to the bit lines; memory means coupled to the determination data generation means for storing a content of the determination data unless data writing or data erasing of said memory cell transistors is completed; and selection means coupled to said memory means for selectively effecting supply of the small current only to specific one or ones of the bit lines which is or are determined by the determination data stored in said memory means.

Claim 20

Dependent Claim 105 words

The non-volatile semiconductor memory according to claim 14, further comprising: determination data generation means for generating determination data by which it is determined whether said providing means provides the small currents to the bit lines; memory means coupled to the determination data generation means for storing a content of the determination data unless data writing or data erasing of said memory cell transistors is completed; and selection means coupled to said memory means for selectively effecting supply of the small current only to specific one or ones of the bit lines which is or are determined by the determination data stored in said memory means.

Claim 21

Dependent Claim 105 words

The non-volatile semiconductor memory according to claim 15, further comprising: determination data generation means for generating determination data by which it is determined whether said providing means provides the small currents to the bit lines; memory means coupled to the determination data generation means for storing a content of the determination data unless data writing or data erasing of said memory cell transistors is completed; and selection means coupled to said memory means for selectively effecting supply of the small current only to specific one or ones of the bit lines which is or are determined by the determination data stored in said memory means.

Claim 22

Independent Claim 149 words

A method of writing data in a multi-value memory which is formed of memory blocks each including multi-value memory cells corresponding in number to bit lines, said method comprising the steps of: a first step of holding multi-value data pieces of one block in correspondence with the bit lines contained in the one block; a second step of generating one of the multi-value data pieces; a third step of comparing each of the multi-value data pieces held at the first step with the one multi-value data piece generated at the second step, and activating only the bit line corresponding to the multi-value data piece which matches the one multi-value data piece generated at the second step; and a fourth step of writing the one multi-value data piece generated at the second step into the multi-value memory cell which is connected to the bit line activated at the third step.

Claim 23

Independent Claim 149 words

A method of writing data in a multi-value memory which is formed of memory blocks each including multi-value memory cells corresponding in number to bit lines, said method comprising the steps of: a first step of holding multi-value data pieces of one block in correspondence with the bit lines contained in the one block; a second step of generating one of the multi-value data pieces; a third step of comparing each of the multi-value data pieces held at the first step with the one multi-value data piece generated at the second step, and activating only the bit line corresponding to the multi-value data piece which matches the one multi-value data piece generated at the second step; and a fourth step of writing the one multi-value data piece generated at the second step into the multi-value memory cell which is connected to the bit line activated at the third step.

Claim 24

Dependent Claim 32 words

The data writing method according to claim 20, comprising: a further step of repeating the second to fourth steps so as to complete writing of multi-value data pieces of the one block.

Claim 25

Dependent Claim 138 words

The data writing method according to claim 20 or 21, wherein said multi-value memory cell is formed of memory cell transistors each having a source or drain connected to the bit line, a floating gate for holding non-volatile multi-value data piece, and a control gate, connected to the word line, for controlling writing erasing, or reading of data piece held at the floating gate, said fourth step including: a step of supplying each control gate of the memory cell transistors of said memory block to be written with a drive signal having a first voltage potential which represents a specific content of the multi-value data piece, and having a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal is alternatively reciprocating between said first and second voltage potentials.

Claim 26

Dependent Claim 51 words

The non-volatile semiconductor memory according to any one of claims 1 through 9, further comprising: means coupled to a bit line for setting the bit line at a state being precharged with a given potential when the drive signal is repeatedly supplied to the control gate of said memory cell transistor.

Claim 27

Dependent Claim 293 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, main-bit lines, sub-bit lines selectively connected to the main-bit lines, the word lines being arranged to cross the sub-bit lines at cross points, and a memory block containing memory cells which are arranged at respective cross points between the word lines and sub-bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor having a source or drain connected to one of the sub-bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write data generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for activating only specific one or ones of the sub-bit lines corresponding to a specific content of said multi-value write data; and drive signal means coupled to the memory cell transistors for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential, representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 28

Dependent Claim 293 words

A non-volatile semiconductor memory comprising: a memory cell array including word lines, main-bit lines, sub-bit lines selectively connected to the main-bit lines, the word lines being arranged to cross the sub-bit lines at cross points, and a memory block containing memory cells which are arranged at respective cross points between the word lines and sub-bit lines; said memory block comprising a plurality of memory cell transistors, each said memory cell transistor having a source or drain connected to one of the sub-bit lines, having a floating gate for holding non-volatile information with multi-values, and having a control gate connected to one of the word lines, wherein said control gate serves to control writing, erasing, or reading of the non-volatile information held at the floating gate; write data generation means for generating multi-value write data to be written in each of the memory cell transistors of said memory block; bit line selection data hold means coupled to said write data generation means and holding bit line selection data in correspondence with the bit lines, said bit line selection data corresponding to a content of said multi-value write data; bit line activation means coupled to said bit line selection data hold means for activating only specific one or ones of the sub-bit lines corresponding to a specific content of said multi-value write data; and drive signal means coupled to the memory cell transistors for supplying each control gate of the memory cell transistors of said memory block with a drive signal having a first voltage potential, representing the specific content of said multi-value write data, and a second voltage potential which is different from the first voltage potential, wherein a voltage potential of said drive signal alternately reciprocates between said first and second voltage potentials.

Claim 29

Dependent Claim 51 words

The non-volatile semiconductor memory according to claim 24, further comprising: means coupled to a sub-bit line for setting the sub-bit line at a voltage potential state which is floated from other circuits during a period when the drive signal is repeatedly supplied to the control gate of said memory cell transistors.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2001-10-05	2002-04-06	2002-10-06	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2005-10-05	2006-04-06	2006-10-06	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2009-10-05	2010-04-06	2010-10-06	$7700.00	Window Closed / Lapsed

Electrically-erasable and programmable ROM with pulse-driven memory cell

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag