US4931997A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory having storage buffer to save control data during bulk erase
Assignee: Hitachi Ltd
•
Filing: 1988-02-23
•
Granted: 1990-06-05
•
Expires: 2008-02-23
Abstract
Abstract A volatile storage circuit for latching data is disposed outside a non-volatile memory array. Before a bulk erase of the memory array, some of the data items contained therein are transferred to and held by the storage circuit. The data items thus saved are rewritten to the non-volatile memory array after the bulk erase, or alternatively, on the basis of control data items transferred to the storage circuit, only regions designated by these data items are subjected to the bulk erase. Thus, in case of a bulk erase of an EEPROM, some of the stored data items can be preserved, so as to prevent illicit use of and maintain the integrity of the preserved data. Also the testing time of the data rewritten to the memory array is reduced because of the elimination of the need to test the memory area containing the preserved data in that only the integrity of the memory area containing data sourced externally need be tested.
Inventors
- 👤 Naoki Mitsuishi
- 👤 Kiyoshi Matsubara
- 👤 Yoh Takamori
- 👤 Yoshiyuki Ozawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 22:39
CPC Classifications
G; G11; G11C; G11C17/00; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/14; G11C16/16; G06; G06F; G06F12/00; G06F12/14; G06F12/1416; G06F12/1425; G06F12/1433; G11C16/22; G11C16/26
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
93 words
A non-volatile memory comprising: a group of non-volatile memory cells having a predetermined memory cell rank containing protective information comprising control data indicative of a select set of the non-volatile memory cells not to be erased during an erasure mode; a means for electrically writing and erasing data into and from said group of non-volatile memory cells including means for withholding erasure of the select set of non-volatile memory cells not to be erased, while erasing non-indicated memory cells; and, volatile storage means for storing the protective information prior to the erasure mode.
Claim 2
Dependent Claim
93 words
A non-volatile memory comprising: a group of non-volatile memory cells having a predetermined memory cell rank containing protective information comprising control data indicative of a select set of the non-volatile memory cells not to be erased during an erasure mode; a means for electrically writing and erasing data into and from said group of non-volatile memory cells including means for withholding erasure of the select set of non-volatile memory cells not to be erased, while erasing non-indicated memory cells; and, volatile storage means for storing the protective information prior to the erasure mode.
Claim 3
Dependent Claim
35 words
The non-volatile memory according to claim 1, wherein said volatile storage means further comprises latch means for holding stored data items of a non-volatile memory cell rank at an address designated in a read mode.
Claim 4
Dependent Claim
57 words
The non-volatile memory according to claim 1, further comprising rank selection means for selecting a specified rank within said group of non-volatile memory cells operable in a bulk erase mode to form a first signal containing the control data for selecting a predetermined rank to be preserved and subsequently forming a second signal for selecting other ranks.
Claim 5
Dependent Claim
76 words
A microcomputer comprising a built-in non-volatile memory comprising a group of non-volatile memory cells, and means for electrically writing and erasing data into and from said group of non-volatile memory cells, whereby as contents of at least one rank of memory cells are conserved, the other memory cell ranks can be erased according to control data retrieved from the group of non-volatile memory cells, the control data represents one rank of the protected memory bells conserved.
Claim 6
Dependent Claim
76 words
A microcomputer comprising a built-in non-volatile memory comprising a group of non-volatile memory cells, and means for electrically writing and erasing data into and from said group of non-volatile memory cells, whereby as contents of at least one rank of memory cells are conserved, the other memory cell ranks can be erased according to control data retrieved from the group of non-volatile memory cells, the control data represents one rank of the protected memory bells conserved.
Claim 7
Dependent Claim
107 words
A non-volatile semiconductor memory comprising: a memory array comprising a plurality of non-volatile memory cells; selection means coupled to said memory array for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information identifying non-volatile memory cells within said memory array not to be erased during the erasure mode; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells while excluding from erasure the non-volatile memory cells identified by said indication information stored in said information storage means.
Claim 8
Dependent Claim
107 words
A non-volatile semiconductor memory comprising: a memory array comprising a plurality of non-volatile memory cells; selection means coupled to said memory array for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information identifying non-volatile memory cells within said memory array not to be erased during the erasure mode; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells while excluding from erasure the non-volatile memory cells identified by said indication information stored in said information storage means.
Claim 9
Dependent Claim
23 words
The non-volatile semiconductor memory according to claim 5 wherein said information storage means includes a plurality of latch circuits for storing said information.
Claim 10
Dependent Claim
23 words
The non-volatile semiconductor memory according to claim 6 wherein each of said non-volatile memory cells includes an electrically erasable and programmable memory element.
Claim 11
Dependent Claim
121 words
In a microcomputer having a random access memory, an interface circuit, a non-volatile memory having a plurality of non-volatile memory cells, and a central processing unit coupled to said random access memory, to said interface circuit and to said non-volatile memory, a method of erasing data stored in said non-volatile memory comprising steps of: (a) selecting predetermined non-volatile memory cells from the plurality of non-volatile memory cells of said non-volatile memory; (b) writing information from said predetermined non-volatile memory cells to a storage means, the information indicating non-volatile memory cells not to be erased; and, (c) erasing the data stored in said non-volatile memory cells while not erasing the non-volatile memory cells identified by said information stored in said storage means.
Claim 12
Dependent Claim
121 words
In a microcomputer having a random access memory, an interface circuit, a non-volatile memory having a plurality of non-volatile memory cells, and a central processing unit coupled to said random access memory, to said interface circuit and to said non-volatile memory, a method of erasing data stored in said non-volatile memory comprising steps of: (a) selecting predetermined non-volatile memory cells from the plurality of non-volatile memory cells of said non-volatile memory; (b) writing information from said predetermined non-volatile memory cells to a storage means, the information indicating non-volatile memory cells not to be erased; and, (c) erasing the data stored in said non-volatile memory cells while not erasing the non-volatile memory cells identified by said information stored in said storage means.
Claim 13
Dependent Claim
16 words
The method according to claim 8 wherein the erasing comprises electrically erasing the non-volatile memory cells.
Claim 14
Dependent Claim
140 words
An integrated circuit card comprising a microcomputer having a random access memory, an interface circuit, a non-volatile memory and a central processing unit coupled to said random access memory, to said interface circuit and to non-volatile memory, wherein said non-volatile memory comprises: a memory array having a plurality of non-volatile memory cells; selection means, coupled to said memory array, for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information including indication information for identifying non-volatile memory cells within said array not to be erased; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells except the non-volatile memory cells identified by said indication information stored to said information storage means.
Claim 15
Dependent Claim
140 words
An integrated circuit card comprising a microcomputer having a random access memory, an interface circuit, a non-volatile memory and a central processing unit coupled to said random access memory, to said interface circuit and to non-volatile memory, wherein said non-volatile memory comprises: a memory array having a plurality of non-volatile memory cells; selection means, coupled to said memory array, for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information including indication information for identifying non-volatile memory cells within said array not to be erased; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells except the non-volatile memory cells identified by said indication information stored to said information storage means.
Claim 16
Dependent Claim
22 words
The integrated circuit card according to claim 10, wherein each of said memory cells includes an electrically erasable and programmable memory element.
Claim 17
Dependent Claim
145 words
A microcomputer, formed on a single chip, having a random access memory, an interface circuit, a non-volatile memory and a central processing unit coupled to said random access memory, to said interface circuit and to said non-volatile memory, wherein said non-volatile memory comprises: a memory array having a plurality of non-volatile memory cells; selection means, coupled to said memory array, for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information including indication information for identifying non-volatile memory cells within said memory array not to be erased; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells while excluding from erasure the non-volatile memory cells indicated by said indication information stored in said information storage means.
Claim 18
Dependent Claim
145 words
A microcomputer, formed on a single chip, having a random access memory, an interface circuit, a non-volatile memory and a central processing unit coupled to said random access memory, to said interface circuit and to said non-volatile memory, wherein said non-volatile memory comprises: a memory array having a plurality of non-volatile memory cells; selection means, coupled to said memory array, for selecting non-volatile memory cells from said memory array during an erasure mode; information storage means for storing information provided from said selected non-volatile memory cells, said information including indication information for identifying non-volatile memory cells within said memory array not to be erased; erasing means, coupled to said memory array and to said information storage means, for erasing data stored in said non-volatile memory cells while excluding from erasure the non-volatile memory cells indicated by said indication information stored in said information storage means.
Claim 19
Dependent Claim
21 words
The microcomputer according to claim 12 further comprising an external terminal coupled to said non-volatile memory for accessing said non-volatile memory.
Claim 20
Dependent Claim
59 words
The microcomputer according to claim 13 further comprising an external control terminal for receiving a control signal and mode setting means, coupled to said external control terminal, for delivering a mode signal to indicate whether said non-volatile memory is accessed by said central processing unit or accessed externally via said external terminal on the basis of said control signal.
Claim 21
Dependent Claim
46 words
The microcomputer according to claim 13 wherein said external control terminal includes an external erase control terminal for receiving an erase control signal, and wherein said erasing means includes means responsive to said external erase control signal for erasing data stored in said non-volatile memory cells.
Claim 22
Dependent Claim
31 words
The microcomputer according to claim 15 wherein said erasing means includes means, responsive to a control signal from said central processing unit, for erasing data stored in said non-volatile memory cells.
Claim 23
Dependent Claim
36 words
The microcomputer according to claim 12 wherein said interface circuit includes communication means for sending data to and receiving data from external equipment, and wherein said microcomputer includes a read only memory for storing a program.
Claim 24
Dependent Claim
21 words
The microcomputer according to claim 17 wherein each of said non-volatile memory cells includes an electronically erasable and programmable memory element.
References Cited (Backward Citations)
US4130890A
Cited
US4428047A
Cited
US4506322A
Cited
US4521852A
Cited
JPS5998395A
Cited
US4686620A
Cited
US4821240A
Cited
US4752871A
Cited
US4802117A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-06-04 | 1993-12-04 | 1994-06-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-06-04 | 1997-12-04 | 1998-06-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-06-04 | 2001-12-04 | 2002-06-05 | $7700.00 | Window Closed / Lapsed |