Patent US5808691A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5808691A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital carrier synthesis synchronized to a reference signal that is asynchronous with respect to a digital sampling clock

Assignee: Crystal Semiconductor Corp
•
Filing: 1995-12-12
•
Granted: 1998-09-15
•
Expires: 2015-12-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A periodic multi-bit digital signal is synthesized having a frequency that is specified by the frequency of a periodic reference signal that is asynchronous with respect to a sampling clock of the periodic digital signal. In a digital video system, for example, a digital color subcarrier is synthesized and synchronized to a reference frequency of a crystal oscillator that is asynchronous with respect to a digital system clock for the digital video system. The periodic digital signal is generated by an adjustable digital oscillator clocked by the sampling clock. The frequency or phase of the periodic digital signal is compared to the frequency or phase of the periodic reference signal to produce an adjustment value for adjusting the periodic digital signal to synchronize the periodic digital signal with the periodic reference signal. The digital oscillator, for example, generates the periodic digital signal at the sampling rate by periodically incrementing an accumulator with the adjustment value. The frequency or phase of the periodic digital signal is compared to the frequency or phase of the periodic reference signal, for example, by an up/down counter that is incremented or decremented each cycle of the reference signal and is decremented or incremented each cycle of the digital carrier signal to compute the adjustment value.

Inventors

  • 👤 Ronald D. Malcolm, Jr.
  • 👤 Juergen M. Lutz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 14:14
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/099; H03L7/0991; H03L7/0994; H03L7/16; H03L7/18; H03L7/181; H04; H04N; H04N5/00; H04N5/04; H04N5/12; H04N5/126; H04N9/00; H04N9/44; H04N9/45

Claims Analysis

Total Claims: 57
Claim 1
Independent Claim 149 words
A method of synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said method including the steps of: a) generating said periodic digital signal by clocking a digital oscillator with said sampling clock, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the sampling clock; b) comparing frequency or phase of said periodic digital signal to the frequency or phase of said periodic reference signal to produce said adjustment signal; and c) adjusting said periodic digital signal with said adjustment signal to synchronize said periodic digital signal to said periodic reference signal.
Claim 2
Independent Claim 149 words
A method of synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said method including the steps of: a) generating said periodic digital signal by clocking a digital oscillator with said sampling clock, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the sampling clock; b) comparing frequency or phase of said periodic digital signal to the frequency or phase of said periodic reference signal to produce said adjustment signal; and c) adjusting said periodic digital signal with said adjustment signal to synchronize said periodic digital signal to said periodic reference signal.
Claim 3
Dependent Claim 37 words
The method as claimed in claim 1, wherein said digital oscillator is an adjustable frequency oscillator and said periodic digital signal is adjusted in said step (c) by adjusting said adjustable frequency oscillator with said adjustment signal.
Claim 4
Dependent Claim 28 words
The method as claimed in claim 2, wherein said step of generating said periodic digital signal includes incrementing an accumulator in said digital oscillator with said adjustment signal.
Claim 5
Dependent Claim 46 words
The method as claimed in claim 1, wherein said multi-bit values of said periodic digital signal represent phase of said periodic digital signal, and said periodic digital signal is adjusted in said step (c) by adding or subtracting said adjustment signal from said periodic digital signal.
Claim 6
Dependent Claim 39 words
The method as claimed in claim 1, wherein said step (b) of comparing includes computing a difference between cycles of said periodic digital signal and cycles of said periodic reference signal, and producing said adjustment signal from said difference.
Claim 7
Dependent Claim 58 words
The method as claimed in claim 5, which includes counting cycles of said periodic digital signal during a time interval, and counting cycles of a periodic reference signal during said time interval, wherein said difference is computed as a difference between the counted cycles of the periodic reference signal and the counted cycles of the periodic digital signal.
Claim 8
Dependent Claim 69 words
The method as claimed in claim 1, wherein said step (b) of comparing includes incrementing and decrementing a counter in response to cycles of said periodic reference signal and cycles of said periodic digital signal so that said counter computes a difference between the frequency of the periodic reference signal and the frequency of said periodic digital signal, and producing said adjustment signal from a content of said counter.
Claim 9
Dependent Claim 51 words
The method as claimed in claim 1, which includes accumulating said adjustment signal over a time interval of multiple cycles of said sampling clock during which the frequency of the periodic digital signal is not adjusted, and then adjusting said periodic digital signal in said step (c) after said time interval.
Claim 10
Dependent Claim 40 words
The method as claimed in claim 8, wherein said time interval is an interval including active video in a video signal, and said periodic digital signal is adjusted in said step (c) during a blanking interval of said video signal.
Claim 11
Dependent Claim 42 words
The method as claimed in claim 1, wherein said multi-bit value of said periodic digital signal represents phase of a sinusoidal signal, and said method includes producing said sinusoidal signal by addressing a table of sinusoidal values with said periodic digital signal.
Claim 12
Dependent Claim 141 words
A digital synthesizer for synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said digital synthesizer comprising: a) a digital oscillator clocked by said sampling clock to generate said periodic digital signal, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the sampling clock; and b) a digital comparator clocked by said sampling clock and connected to said digital oscillator for comparing frequency or phase of said periodic digital signal to frequency or phase of said periodic reference signal to produce said adjustment signal.
Claim 13
Dependent Claim 141 words
A digital synthesizer for synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said digital synthesizer comprising: a) a digital oscillator clocked by said sampling clock to generate said periodic digital signal, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the sampling clock; and b) a digital comparator clocked by said sampling clock and connected to said digital oscillator for comparing frequency or phase of said periodic digital signal to frequency or phase of said periodic reference signal to produce said adjustment signal.
Claim 14
Dependent Claim 36 words
The digital synthesizer as claimed in claim 11, wherein said control signal is a frequency-setting value, and said digital oscillator includes an accumulator incremented or decremented by said frequency-setting value during cycles of said sampling clock.
Claim 15
Dependent Claim 26 words
The digital synthesizer as claimed in claim 11, wherein said digital oscillator is an adjustable frequency oscillator and said adjustment signal is a frequency control signal.
Claim 16
Dependent Claim 55 words
The digital synthesizer as claimed in claim 11, wherein said multi-bit values of said periodic digital signal represent phase of said periodic digital signal, and said digital oscillator includes an arithmetic unit for adding or subtracting said adjustment signal from said periodic digital signal to synchronize said periodic digital signal to said periodic reference signal.
Claim 17
Dependent Claim 61 words
The digital synthesizer as claimed in claim 11, wherein said digital comparator includes a first counter for counting cycles of said periodic digital signal, a second counter for counting cycles of said periodic reference signal, and an arithmetic unit for computing a difference between the counted cycles of the periodic reference signal and the counted cycles of the periodic digital signal.
Claim 18
Dependent Claim 72 words
The digital synthesizer as claimed in claim 11, wherein said digital comparator includes an up/down counter responsive to said periodic reference signal and connected to said digital oscillator for being incremented and decremented in response to cycles of said periodic reference signal and cycles of said periodic digital signal so that said counter computes a difference between the frequency of the periodic reference signal and the frequency of said periodic digital signal.
Claim 19
Dependent Claim 51 words
The digital synthesizer as claimed in claim 11, which further includes an accumulator connected to said digital comparator for accumulating said adjustment signal over intervals including multiple cycles of said sampling clock and connected to said digital oscillator for changing the frequency of said periodic digital signal only between the intervals.
Claim 20
Dependent Claim 60 words
The digital synthesizer as claimed in claim 11, wherein said multi-bit value of said periodic digital signal represents phase of a sinusoidal signal, and said digital synthesizer includes a memory holding a table of sinusoidal values and having an address input receiving said periodic digital signal for addressing said table with said periodic digital signal to produce said sinusoidal signal.
Claim 21
Dependent Claim 214 words
A digital synthesizer for synthesizing a periodic digital signal, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said digital synthesizer comprising: a) an adjustable digital oscillator clocked by said sampling clock to generate said periodic digital signal, said adjustable digital oscillator having a frequency control input for receiving adjustment values for adjusting frequency of said periodic digital signal; and b) a frequency comparator connected to said adjustable digital oscillator for comparing the frequency of said periodic digital signal to a frequency of a periodic reference signal to produce said adjustment values; wherein said digital oscillator includes an accumulator incremented or decremented by said adjustment values during cycles of said sampling clock to produce said periodic digital signal, and said frequency comparator includes a counter responsive to said periodic reference signal and connected to said digital oscillator for being incremented and decremented in response to cycles of said periodic reference signal and cycles of said periodic digital signal so that said counter computes a difference between the frequency of the periodic reference signal and the frequency of said periodic digital signal, said counter having an output connected to said frequency control input of said digital oscillator for providing said adjustment values to said digital oscillator.
Claim 22
Dependent Claim 214 words
A digital synthesizer for synthesizing a periodic digital signal, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said digital synthesizer comprising: a) an adjustable digital oscillator clocked by said sampling clock to generate said periodic digital signal, said adjustable digital oscillator having a frequency control input for receiving adjustment values for adjusting frequency of said periodic digital signal; and b) a frequency comparator connected to said adjustable digital oscillator for comparing the frequency of said periodic digital signal to a frequency of a periodic reference signal to produce said adjustment values; wherein said digital oscillator includes an accumulator incremented or decremented by said adjustment values during cycles of said sampling clock to produce said periodic digital signal, and said frequency comparator includes a counter responsive to said periodic reference signal and connected to said digital oscillator for being incremented and decremented in response to cycles of said periodic reference signal and cycles of said periodic digital signal so that said counter computes a difference between the frequency of the periodic reference signal and the frequency of said periodic digital signal, said counter having an output connected to said frequency control input of said digital oscillator for providing said adjustment values to said digital oscillator.
Claim 23
Dependent Claim 19 words
The digital synthesizer as claimed in claim 19, further including a crystal oscillator for producing said periodic reference signal.
Claim 24
Dependent Claim 64 words
The digital synthesizer as claimed in claim 19, further including an adjustment accumulator for accumulating said adjustment values, said adjustment accumulator having an input connected to said output of said counter for receiving adjustment values from said counter, and said adjustment accumulator having an output connected to said frequency control input of said digital oscillator for providing accumulated adjustment values to said digital oscillator.
Claim 25
Independent Claim 207 words
A method of generating a digital color subcarrier in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal by clocking a digital oscillator with said system clock, said periodic digital signal having a series of multi-bit values representing phase of said digital color subcarrier, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the system clock; (c) comparing said periodic digital signal to said periodic reference frequency signal to produce said adjustment signal, said adjustment signal having adjustment values indicating degrees of synchronization of said periodic digital signal with said periodic reference frequency signal; (d) adjusting said periodic digital signal with said adjustment values to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency; and (e) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 26
Independent Claim 207 words
A method of generating a digital color subcarrier in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal by clocking a digital oscillator with said system clock, said periodic digital signal having a series of multi-bit values representing phase of said digital color subcarrier, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the system clock; (c) comparing said periodic digital signal to said periodic reference frequency signal to produce said adjustment signal, said adjustment signal having adjustment values indicating degrees of synchronization of said periodic digital signal with said periodic reference frequency signal; (d) adjusting said periodic digital signal with said adjustment values to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency; and (e) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 27
Dependent Claim 33 words
The method as claimed in claim 22, wherein said step (a) includes a local oscillator circuit exciting a quartz crystal to resonate at said reference frequency to generate said periodic reference frequency signal.
Claim 28
Dependent Claim 37 words
The method as claimed in claim 22, wherein said digital oscillator is an adjustable frequency oscillator and said periodic digital signal is adjusted in said step (d) by adjusting said adjustable frequency oscillator with said adjustment values.
Claim 29
Dependent Claim 31 words
The method as claimed in claim 24, wherein said step (a) of generating said periodic digital signal includes incrementing or decrementing an accumulator in said digital oscillator with said adjustment values.
Claim 30
Dependent Claim 30 words
The method as claimed in claim 22, wherein said periodic digital signal is adjusted in said step (d) by adding or subtracting said adjustment values from said periodic digital signal.
Claim 31
Dependent Claim 67 words
The method as claimed in claim 22, wherein said step (c) of comparing includes quantizing said periodic reference frequency signal to binary levels at a sampling rate established by said system clock to produce a binary reference signal, and detecting transitions in said binary reference signal to generate pulses coinciding with said transitions, and comparing said periodic digital signal to said pulses to produce said adjustment values.
Claim 32
Dependent Claim 76 words
The method as claimed in claim 27, wherein said step (c) of comparing said periodic digital signal to said pulses includes incrementing or decrementing a counter coincident with said pulses, and decrementing or incrementing said counter coincident with cycles of said periodic digital signal, so that said counter computes a difference between the frequency of the periodic reference frequency signal and the frequency of said periodic digital signal, and obtaining said adjustment values from said counter.
Claim 33
Dependent Claim 32 words
The method as claimed in claim 22, wherein said step (c) of comparing includes computing a difference between cycles of said periodic digital signal and cycles of said periodic reference frequency signal.
Claim 34
Dependent Claim 60 words
The method as claimed in claim 29, which includes counting cycles of said periodic digital signal during a time interval, and counting cycles of said periodic reference frequency signal during said time interval, wherein said difference is computed as a difference between the counted cycles of the periodic reference frequency signal and the counted cycles of the periodic digital signal.
Claim 35
Dependent Claim 63 words
The method as claimed in claim 22, which includes incrementing or decrementing a counter in response to cycles of said periodic reference frequency signal, and decrementing or incrementing said counter in response to cycles of said periodic digital signal, so that said counter computes a difference between the frequency of the periodic reference frequency signal and the frequency of said periodic digital signal.
Claim 36
Dependent Claim 52 words
The method as claimed in claim 22, which includes accumulating said adjustment values over a time interval of multiple cycles of said system clock during which the frequency and phase of the periodic digital signal is not adjusted, and adjusting said periodic digital signal in said step (d) after said time interval.
Claim 37
Dependent Claim 40 words
The method as claimed in claim 32, wherein said time interval is an interval including active video in a video signal, and said periodic digital signal is adjusted in said step (d) during a blanking interval of said video signal.
Claim 38
Dependent Claim 32 words
The method as claimed in claim 22, wherein said step (e) of producing includes addressing a table of sinusoidal values with said periodic digital signal to produce said digital color subcarrier signal.
Claim 39
Dependent Claim 201 words
A digital color subcarrier synthesizer in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said digital color subcarrier synthesizer comprising, in combination: (a) a local oscillator for generating a periodic reference frequency signal asynchronous to said system clock and having a precise frequency, said system clock having an imprecise frequency in comparison to the frequency of said periodic reference frequency signal; (b) an adjustable digital oscillator clocked by said system clock to generate a periodic digital signal, said adjustable digital oscillator having a frequency control input for receiving adjustment values for adjusting frequency of said periodic digital signal substantially independently of the frequency of said system clock, said digital oscillator including an accumulator incremented or decremented by said adjustment values in synchronism with said system clock to produce said periodic digital signal; (c) a frequency comparator connected to said adjustable digital oscillator for comparing the frequency of said periodic digital signal to a frequency of said periodic reference frequency signal to produce said adjustment values; and (d) a sinusoid generator connected to said digital oscillator and responsive to said periodic digital signal for generating a digital color subcarrier signal.
Claim 40
Dependent Claim 201 words
A digital color subcarrier synthesizer in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said digital color subcarrier synthesizer comprising, in combination: (a) a local oscillator for generating a periodic reference frequency signal asynchronous to said system clock and having a precise frequency, said system clock having an imprecise frequency in comparison to the frequency of said periodic reference frequency signal; (b) an adjustable digital oscillator clocked by said system clock to generate a periodic digital signal, said adjustable digital oscillator having a frequency control input for receiving adjustment values for adjusting frequency of said periodic digital signal substantially independently of the frequency of said system clock, said digital oscillator including an accumulator incremented or decremented by said adjustment values in synchronism with said system clock to produce said periodic digital signal; (c) a frequency comparator connected to said adjustable digital oscillator for comparing the frequency of said periodic digital signal to a frequency of said periodic reference frequency signal to produce said adjustment values; and (d) a sinusoid generator connected to said digital oscillator and responsive to said periodic digital signal for generating a digital color subcarrier signal.
Claim 41
Dependent Claim 98 words
The digital color subcarrier synthesizer as claimed in claim 35, wherein said frequency comparator includes a counter connected to said local oscillator and connected to said digital oscillator for being incremented and decremented in response to cycles of said periodic reference frequency signal and cycles of said periodic digital signal so that said counter computes a difference between the frequency of said periodic reference frequency signal and the frequency of said periodic digital signal, said counter having an output connected to said frequency control input of said digital oscillator for providing said adjustment values to said digital oscillator.
Claim 42
Dependent Claim 67 words
The digital color subcarrier synthesizer as claimed in claim 36, further including an adjustment accumulator for accumulating said adjustment values, said adjustment accumulator having an input connected to said output of said counter for receiving said adjustment values from said counter, and said adjustment accumulator having an output connected to said frequency control input of said digital oscillator for providing accumulated adjustment values to said digital oscillator.
Claim 43
Dependent Claim 65 words
The digital color subcarrier synthesizer as claimed in claim 37, further including sync generation circuits clocked by said system clock for generating horizontal and vertical sync and blanking signals defining horizontal and vertical blanking times, said sync generation circuits being connected to said adjustment accumulator for enabling the adjustment accumulator to change the adjustment values provided to the digital oscillator only during the blanking times.
Claim 44
Dependent Claim 88 words
The digital color subcarrier synthesizer as claimed in claim 35, further including an enable input connected to said digital oscillator for enabling and disabling adjustment of the frequency of the digital oscillator by the adjustment values, a register for storing the adjustment values produced by the frequency comparator, and a micro-controller interface connected to said register and said enable input for permitting a micro-controller to read the adjustment values and to enable and disable adjustment of the frequency of the digital oscillator in response to the adjustment values.
Claim 45
Independent Claim 254 words
A method of generating a digital color subcarrier in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal by clocking a digital oscillator with said system clock, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the system clock, said periodic digital signal having a series of multi-bit values representing phase of said digital color subcarrier; (c) comparing said periodic digital signal to said periodic reference frequency signal over an interval including multiple cycles of said periodic reference frequency signal prior to a video blanking interval to produce said adjustment signal, said adjustment signal indicating a degree of synchronization of said periodic digital signal with said periodic reference frequency signal; (d) adjusting said periodic digital signal with said adjustment signal during said video blanking interval to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency, and the frequency of the periodic digital signal is not adjusted by said adjustment signal during said interval and is maintained substantially constant during said interval; and (e) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 46
Independent Claim 254 words
A method of generating a digital color subcarrier in a digital video system, said digital video system having a system clock for clocking logic circuits for processing video samples, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal by clocking a digital oscillator with said system clock, said digital oscillator also receiving an adjustment signal for adjustment of frequency or phase of said periodic digital signal substantially independently of the frequency of the system clock, said periodic digital signal having a series of multi-bit values representing phase of said digital color subcarrier; (c) comparing said periodic digital signal to said periodic reference frequency signal over an interval including multiple cycles of said periodic reference frequency signal prior to a video blanking interval to produce said adjustment signal, said adjustment signal indicating a degree of synchronization of said periodic digital signal with said periodic reference frequency signal; (d) adjusting said periodic digital signal with said adjustment signal during said video blanking interval to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency, and the frequency of the periodic digital signal is not adjusted by said adjustment signal during said interval and is maintained substantially constant during said interval; and (e) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 47
Dependent Claim 124 words
The method as claimed in claim 40, wherein said step (a) includes a local oscillator circuit exciting a quartz crystal to resonate at said reference frequency to generate said periodic reference frequency signal, and said step (c) of comparing includes quantizing said periodic reference frequency signal to binary levels at a sampling rate established by said system clock to produce a binary reference signal, detecting transitions in said binary reference signal to generate pulses coinciding with said transitions, and comparing said periodic digital signal to said pulses to produce said adjustment signal by incrementing or decrementing a counter coincident with said pulses, and decrementing or incrementing said counter coincident with cycles of said periodic digital signal, and obtaining said adjustment signal from said counter.
Claim 48
Dependent Claim 92 words
The method as claimed in claim 40, wherein said digital oscillator is an adjustable frequency oscillator, said step (a) of generating said periodic digital signal includes incrementing or decrementing an accumulator in said digital oscillator with said adjustment signal, said step (c) of comparing includes computing a difference between cycles of said periodic digital signal and cycles of said periodic reference frequency signal, and said step (d) of adjusting said periodic digital signal with said adjustment signal during a video blanking interval includes adjusting said adjustable frequency oscillator with said adjustment signal.
Claim 49
Dependent Claim 31 words
The method as claimed in claim 40, wherein said step (e) of producing includes addressing a table of sinusoidal values with said periodic digital signal to produce said digital color subcarrier.
Claim 50
Independent Claim 166 words
A method of synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said method including the steps of: a) generating said periodic digital signal in response to said sampling clock by periodically adding or subtracting a respective adjustment value of an adjustment signal to produce a respective one of said multi-bit values so that frequency or phase of said periodic digital signal is adjusted by said adjustment signal substantially independently of the frequency of the sampling clock; and b) comparing frequency or phase of said periodic digital signal to the frequency or phase of said periodic reference signal to produce said adjustment signal; wherein said periodic digital signal is adjusted with said adjustment signal to synchronize said periodic digital signal to said periodic reference signal.
Claim 51
Independent Claim 166 words
A method of synthesizing a periodic digital signal synchronized to a periodic reference signal having a precise frequency, said periodic digital signal having a series of multi-bit values at a periodic rate of a sampling clock, said sampling clock having an imprecise frequency in comparison to said frequency of said periodic reference signal, said method including the steps of: a) generating said periodic digital signal in response to said sampling clock by periodically adding or subtracting a respective adjustment value of an adjustment signal to produce a respective one of said multi-bit values so that frequency or phase of said periodic digital signal is adjusted by said adjustment signal substantially independently of the frequency of the sampling clock; and b) comparing frequency or phase of said periodic digital signal to the frequency or phase of said periodic reference signal to produce said adjustment signal; wherein said periodic digital signal is adjusted with said adjustment signal to synchronize said periodic digital signal to said periodic reference signal.
Claim 52
Independent Claim 233 words
A method of generating a digital color subcarrier in a digital video system, said digital video system processing video samples periodically in response to a system clock, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal having a series of multi-bit values at a periodic rate of the system clock, said series of multi-bit values representing phase of said digital color subcarrier, said periodic digital signal being generated in response to said system clock by periodically adding or subtracting a respective adjustment value of an adjustment signal to produce a respective one of said multi-bit values so that frequency or phase of said periodic digital signal is adjusted by said adjustment signal substantially independently of the frequency of the system clock; (c) comparing said periodic digital signal to said periodic reference frequency signal to produce said adjustment signal, said adjustment signal indicating degrees of synchronization of said periodic digital signal with said periodic reference frequency signal, said periodic digital signal being adjusted with said adjustment signal to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency; and (d) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 53
Independent Claim 233 words
A method of generating a digital color subcarrier in a digital video system, said digital video system processing video samples periodically in response to a system clock, said method comprising the steps of: (a) generating a periodic reference frequency signal asynchronous to said system clock, said periodic reference frequency signal having a certain reference frequency; (b) generating a periodic digital signal having a series of multi-bit values at a periodic rate of the system clock, said series of multi-bit values representing phase of said digital color subcarrier, said periodic digital signal being generated in response to said system clock by periodically adding or subtracting a respective adjustment value of an adjustment signal to produce a respective one of said multi-bit values so that frequency or phase of said periodic digital signal is adjusted by said adjustment signal substantially independently of the frequency of the system clock; (c) comparing said periodic digital signal to said periodic reference frequency signal to produce said adjustment signal, said adjustment signal indicating degrees of synchronization of said periodic digital signal with said periodic reference frequency signal, said periodic digital signal being adjusted with said adjustment signal to synchronize said periodic digital signal with said periodic reference frequency signal so that said periodic digital signal is adjusted to have a frequency specified by said reference frequency; and (d) producing said digital color subcarrier from the adjusted periodic digital signal.
Claim 54
Dependent Claim 33 words
The method as claimed in claim 43, wherein said step (a) includes a local oscillator circuit exciting a quartz crystal to resonate at said reference frequency to generate said periodic reference frequency signal.
Claim 55
Dependent Claim 108 words
The method as claimed in claim 45, wherein said step (c) of comparing includes quantizing said periodic reference frequency signal to binary levels at a sampling rate established by said system clock to produce a binary reference signal, and detecting transitions in said binary reference signal to generate pulses coinciding with said transitions, incrementing or decrementing a counter coincident with said pulses, and decrementing or incrementing said counter coincident with cycles of said periodic digital signal, so that said counter computes a difference between the frequency of the periodic reference frequency signal and the frequency of said periodic digital signal, and obtaining said adjustment values from said counter.
Claim 56
Dependent Claim 32 words
The method as claimed in claim 45, wherein said step (c) of comparing includes computing a difference between cycles of said periodic digital signal and cycles of said periodic reference frequency signal.
Claim 57
Dependent Claim 60 words
The method as claimed in claim 48, which includes counting cycles of said periodic digital signal during a time interval, and counting cycles of said periodic reference frequency signal during said time interval, wherein said difference is computed as a difference between the counted cycles of the periodic reference frequency signal and the counted cycles of the periodic digital signal.

References Cited (Backward Citations)

US3996605A Cited
US4007486A Cited
US4015288A Cited
US4020332A Cited
US4145705A Cited
US4106053A Cited
US4204207A Cited
US4204208A Cited
US4204206A Cited
US4214262A Cited
US4249198A Cited
US4439786A Cited
US4324401A Cited
US4302776A Cited
US4349833A Cited
US4376291A Cited
US4523227A Cited
US4445135A Cited
US4530009A Cited
US4413277A Cited
US4471381A Cited
US4425581A Cited
US4438452A Cited
US4443765A Cited
US4503429A Cited
US4482893A Cited
US4518984A Cited
US4498098A Cited
US4599611A Cited
US4536745A Cited
US4628305A Cited
US4533952A Cited
US4609941A Cited
US4597019A Cited
US4654708A Cited
US4554582A Cited
US4694288A Cited
US4612573A Cited
US4639768A Cited
US4680634A Cited
US4720708A Cited
US4636857A Cited
US4591897A Cited
US4573068A Cited
US4580165A Cited
US4725831A Cited
US4689664A Cited
US4646078A Cited
US4644401A Cited
US4612568A Cited
US4680622A Cited
US4631588A Cited
US4639765A Cited
US4710802A Cited
US4647971A Cited
US4706040A Cited
US4697176A Cited
US4675736A Cited
US4677483A Cited
US4673983A Cited
US4746983A Cited
US4774582A Cited
US4665438A Cited
US4777531A Cited
US4811407A Cited
US4703340A Cited
US4700217A Cited
US4812909A Cited
US4761688A Cited
US4870661A Cited
US4855831A Cited
US4837723A Cited
US4954824A Cited
US4891713A Cited
US4979022A Cited
US5101369A Cited
US5105160A Cited
US5119093A Cited
US5258750A Cited
US5057911A Cited
US4991010A Cited
US5018170A Cited
US5159339A Cited
US5223931A Cited
US5079734A Cited
US5182633A Cited
US5355171A Cited
US5285263A Cited
US5337335A Cited
US5274469A Cited
US5309484A Cited
US5506875A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-09-14 2002-03-16 2002-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-09-14 2006-03-16 2006-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-09-14 2010-03-16 2010-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag