US5765004A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Suspend/resume capability for a protected mode microprocessor
Assignee: Warren and Lewis Investment Corp
•
Filing: 1995-06-01
•
Granted: 1998-06-09
•
Expires: 2015-06-01
Abstract
Abstract A laptop computer system includes a protected mode microprocessor capable of operating in restricted and unrestricted modes, and an arrangement which in response to a predetermined condition saves information from the processor and then forcibly switches the processor to its unrestricted mode of operation. When running a multi-tasking operating system where an application program is being executed in a restricted mode, a suspend/resume operation can be carried out in which the system is substantially powered down and then powered back up, and will resume the interrupted application with the restricted mode back in effect. Further, set-up changes such as adjustment of the processor speed can be made without exiting the application program running in the restricted mode.
Inventors
- 👤 Mark J. Foster
- 👤 Saifuddin T. Fakhruddin
- 👤 James L. Walker
- 👤 Matthew B. Mendelow
- 👤 Jiming Sun
- 👤 Rodman S. Brahman
- 👤 Michael P. Krau
- 👤 Brian D. Willoughby
- 👤 Michael D. Maddix
- 👤 Steven L. Belt
- 👤 Scott A. Hovey
- 👤 Mark A. Ruthenbeck
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 19:05
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F1/00; G06F1/24; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F9/461; G06F9/463; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
218 words
An apparatus, comprising: a main processor having a normal operational mode, a first reduced power mode, and a second reduced power mode different from said first reduced power mode; an auxiliary processor operationally coupled to said main processor; a modem adapted to be coupled to a telephone line, having an output, and having means for producing a ring signal at said output in response to an incoming telephone call on the telephone line; means responsive to a first predetermined condition for switching said main processor to said first reduced power mode and responsive to a second predetermined condition for switching said main processor to said second reduced power mode; means for causing said auxiliary processor to monitor said output of said modem when said main processor is in said first reduced power mode and to switch said main processor from said first reduced power mode to said normal operational mode in response to an occurrence of said ring signal at said output of said modem; and means for causing said main processor to monitor said output of said modem when said main processor is in said second reduced power mode and to switch from said second operational mode to said normal operational mode in response to an occurrence of said ring signal at said output of said modem.
Claim 2
Independent Claim
218 words
An apparatus, comprising: a main processor having a normal operational mode, a first reduced power mode, and a second reduced power mode different from said first reduced power mode; an auxiliary processor operationally coupled to said main processor; a modem adapted to be coupled to a telephone line, having an output, and having means for producing a ring signal at said output in response to an incoming telephone call on the telephone line; means responsive to a first predetermined condition for switching said main processor to said first reduced power mode and responsive to a second predetermined condition for switching said main processor to said second reduced power mode; means for causing said auxiliary processor to monitor said output of said modem when said main processor is in said first reduced power mode and to switch said main processor from said first reduced power mode to said normal operational mode in response to an occurrence of said ring signal at said output of said modem; and means for causing said main processor to monitor said output of said modem when said main processor is in said second reduced power mode and to switch from said second operational mode to said normal operational mode in response to an occurrence of said ring signal at said output of said modem.
Claim 3
Dependent Claim
42 words
An apparatus according to claim 1, wherein said main processor consumes less power in said first reduced power mode than in said normal operational mode, and consumes less power in said second reduced power mode than in said first reduced power mode.
Claim 4
Dependent Claim
73 words
An apparatus according to claim 1, wherein said main processor carries out program execution in said normal operational mode and is halted in each of said first and second reduced power modes, and wherein said auxiliary processor carries out program execution when said main processor is in either of said normal operational mode and said first reduced power mode, and is halted when said main processor is in said second reduced power mode.
Claim 5
Dependent Claim
72 words
An apparatus according to claim 3, including means for facilitating control by said main processor of power to said auxiliary processor, and means for causing said main processor to turn off power to said auxiliary processor as said main processor is entering said second reduced power mode, and for causing said main processor to turn on power to said auxiliary processor when said main processor is exiting said second reduced power mode.
Claim 6
Independent Claim
176 words
An apparatus, comprising: a main processor having a normal operational mode, a first reduced power mode, and a second reduced power mode different from said first reduced power mode; an auxiliary processor operationally coupled to said main processor; means responsive to a first predetermined condition for switching said main processor to said first reduced power mode and responsive to a second predetermined condition for switching said main processor to said second reduced power mode; means for causing said auxiliary processor to monitor for the occurrence of a third predetermined condition when said main processor is in said first reduced power mode and to switch said main processor from said first reduced power mode to said normal operational mode in response to an occurrence of said third predetermined condition; and means for causing said main processor to monitor for said third predetermined condition when said main processor is in said second reduced power mode and to switch from said second operational mode to said normal operational mode in response to an occurrence of said third predetermined condition.
Claim 7
Independent Claim
176 words
An apparatus, comprising: a main processor having a normal operational mode, a first reduced power mode, and a second reduced power mode different from said first reduced power mode; an auxiliary processor operationally coupled to said main processor; means responsive to a first predetermined condition for switching said main processor to said first reduced power mode and responsive to a second predetermined condition for switching said main processor to said second reduced power mode; means for causing said auxiliary processor to monitor for the occurrence of a third predetermined condition when said main processor is in said first reduced power mode and to switch said main processor from said first reduced power mode to said normal operational mode in response to an occurrence of said third predetermined condition; and means for causing said main processor to monitor for said third predetermined condition when said main processor is in said second reduced power mode and to switch from said second operational mode to said normal operational mode in response to an occurrence of said third predetermined condition.
Claim 8
Dependent Claim
54 words
An apparatus according to claim 5, including a device having an output and means for selectively generating a signal at said output, said generation of said signal being said third predetermined condition, said auxiliary processor and said main processor each detecting said third predetermined condition by sensing generation of said signal on said output.
Claim 9
Dependent Claim
42 words
An apparatus according to claim 5, wherein said main processor consumes less power in said first reduced power mode than in said normal operational mode, and consumes less power in said second reduced power mode than in said first reduced power mode.
Claim 10
Dependent Claim
73 words
An apparatus according to claim 5, wherein said main processor carries out program execution in said normal operational mode and is halted in each of said first and second reduced power modes, and wherein said auxiliary processor carries out program execution when said main processor is in either of said normal operational mode and said first reduced power mode, and is halted when said main processor is in said second reduced power mode.
Claim 11
Dependent Claim
72 words
An apparatus according to claim 8, including means for facilitating control by said main processor of power to said auxiliary processor, and means for causing said main processor to turn off power to said auxiliary processor as said main processor is entering said second reduced power mode, and for causing said main processor to turn on power to said auxiliary processor when said main processor is exiting said second reduced power mode.
References Cited (Backward Citations)
US3676861A
Cited
US4458307A
Cited
US4381552A
Cited
US4294496A
Cited
US4317180A
Cited
US4461003A
Cited
US4626986A
Cited
US4506323A
Cited
US4523295A
Cited
US4870570A
Cited
US4658352A
Cited
US4694393A
Cited
US4646307A
Cited
US4698748A
Cited
US4987535A
Cited
US4689761A
Cited
US4564751A
Cited
US5027273A
Cited
US4674089A
Cited
US4734851A
Cited
US4779195A
Cited
US4860190A
Cited
US5086387A
Cited
US4907150A
Cited
US4868832A
Cited
US4757505A
Cited
US4839837A
Cited
US4782468A
Cited
US4763333B1
Cited
US4763333A
Cited
US4823292A
Cited
US4787032A
Cited
US5083266A
Cited
US4922450A
Cited
US4933785A
Cited
US5129091A
Cited
US5379435A
Cited
US4945335A
Cited
US5014193A
Cited
US4980836A
Cited
US5214762A
Cited
US5077551A
Cited
US5175845A
Cited
US5027294A
Cited
US5136694A
Cited
US5182810A
Cited
US5163153A
Cited
US5241680A
Cited
US5142684A
Cited
US5068652A
Cited
US4991129A
Cited
US5167024A
Cited
US5218704A
Cited
US5021983B1
Cited
US5021983A
Cited
US5276890A
Cited
US5155840A
Cited
US5396635A
Cited
US5381540A
Cited
US5175853A
Cited
US5465367A
Cited
US5237692A
Cited
US5230074A
Cited
US5189647A
Cited
US5394527A
Cited
US5254888A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-08 | 2001-12-08 | 2002-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-08 | 2005-12-08 | 2006-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-08 | 2009-12-08 | 2010-06-09 | $7700.00 | Window Closed / Lapsed |