US5710055A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making PMOSFETs having indium or gallium doped buried channels and n+ polysilicon gates and CMOS devices fabricated therefrom
Assignee: Nokia of America Corp
•
Filing: 1995-06-07
•
Granted: 1998-01-20
•
Expires: 2015-06-07
Abstract
Abstract Sub-micron PMOSFETs including n + polysilicon gates and buried channels having impurity concentrations comprising indium or gallium are provided. The buried channel PMOSFETs have improved short channel characteristics and are particularly suitable for use in CMOS technologies.
Inventors
- 👤 Isik C. Kizilyalli
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:22
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/60; H10D30/637; H10D62/00; H10D62/80; H10D62/83; H10D62/834; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01326; H10D64/60; H10D64/66; H10D64/661; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/017; H10D84/02; H10D84/03; H10D84/038; H10D84/8311; H10P30/21; H10P30/212; H10P30/225
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
131 words
A process for making a PMOSFET device comprising the steps of: a) providing a n-type substrate having a principal surface; b) forming a channel region having a first end and a second end by implanting indium impurity ions into said principal surface of said substrate; c) forming a gate oxide layer on the principal surface of said substrate; d) forming a n + type polysilicon layer on said gate oxide layer; e) patterning and etching said polysilicon layer to form at least one n + type polysilicon gate electrode on said gate oxide layer; and f) forming a source region adjacent said first end of said channel region and a drain region adjacent said second end of said channel region by introducing impurity ions into said principal surface of said substrate.
Claim 2
Dependent Claim
131 words
A process for making a PMOSFET device comprising the steps of: a) providing a n-type substrate having a principal surface; b) forming a channel region having a first end and a second end by implanting indium impurity ions into said principal surface of said substrate; c) forming a gate oxide layer on the principal surface of said substrate; d) forming a n + type polysilicon layer on said gate oxide layer; e) patterning and etching said polysilicon layer to form at least one n + type polysilicon gate electrode on said gate oxide layer; and f) forming a source region adjacent said first end of said channel region and a drain region adjacent said second end of said channel region by introducing impurity ions into said principal surface of said substrate.
Claim 3
Dependent Claim
24 words
The process for making a PMOSFET device according to claim 1, further comprising forming at least one insulator layer on said polysilicon gate electrode.
Claim 4
Dependent Claim
27 words
The process for making a PMOSFET device according to claim 1, further comprising forming contact layers on said source region, said drain region and said gate electrode.
Claim 5
Dependent Claim
22 words
The process according to claim 1, wherein the step of providing a substrate comprises providing said substrate having a field oxide layer.
Claim 6
Dependent Claim
31 words
A process according to claim 1, wherein said step of providing a substrate includes applying a screen layer having a thickness of from about less than 200 angstroms to said substrate.
Claim 7
Dependent Claim
50 words
The process according to claim 1, wherein said step of forming said channel region by implanting indium impurity ions comprises implanting said impurity ions at a dose of from about 1×10 11 cm -2 to about 1×10 14 cm -2 at an implantation energy of about less than 100 keV.
Claim 8
Dependent Claim
41 words
The process according to claim 1, wherein said step of forming said channel region by implanting indium impurity ions comprises implanting said impurity ions at a dose of about 1.4×10 13 cm -2 at an implantation energy of about 30 keV.
Claim 9
Dependent Claim
31 words
The process according to claim 1, wherein said step of forming said channel region comprises forming said channel region having a depth from said principal surface less than about 0.05 μm.
Claim 10
Dependent Claim
30 words
The process according to claim 8, wherein said step of forming said channel region comprises forming said channel region having a depth from said principal surface of about 0.03 μm.
References Cited (Backward Citations)
US4975757A
Cited
US4199773A
Cited
US4574467A
Cited
US4679303A
Cited
US5256583A
Cited
US4845047A
Cited
US4931407A
Cited
US5114874A
Cited
US5030584A
Cited
US5328864A
Cited
US5134448A
Cited
US5153146A
Cited
US5266510A
Cited
US5270257A
Cited
US5244823A
Cited
US5401994A
Cited
US5320974A
Cited
US5266508A
Cited
US5330925A
Cited
US5346587A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-19 | 2001-07-21 | 2002-01-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-19 | 2005-07-21 | 2006-01-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-19 | 2009-07-21 | 2010-01-20 | $7700.00 | Window Closed / Lapsed |