US5330925A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for making a MOS device
Assignee: Nokia Bell Labs
•
Filing: 1992-06-18
•
Granted: 1994-07-19
•
Expires: 2012-06-18
Abstract
Abstract A method for manufacturing an MOS device, such as a PMOS transistor, on a silicon wafer. The method includes steps leading to the formation of a polysilicon gate electrode, and at least one ion-implantation step for forming source and drain junction regions in the silicon wafer. The method further comprises, before the ion-implantation step, the step of forming a first sidewall contactingly disposed adjacent the polysilicon gate electrode. The ion-implantation step is then performed such that the resulting source and drain junction regions are at least partially excluded from that portion of the silicon wafer that directly underlies the polysilicon gate electrode and the sidewall. In preferred embodiments of the invention, a first ion-implantation step is performed after the first sidewall is formed, then a second sidewall is formed adjacent and contiguous with the first sidewall, and then a second ion-implantation step is performed, resulting in the formation of further source and drain junction regions which are at least partially excluded from that portion of the silicon wafer that directly underlies the polysilicon gate electrode and the first and second sidewalls.
Inventors
- 👤 Kwing F. Lee
- 👤 Ran-Hong Yan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:23
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/01; H10D64/017
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
228 words
A method for manufacturing at least one MOS device, comprising the steps of: a) providing a silicon wafer which has a principal surface; b) forming a polysilicon layer which overlies the principal surface; c) forming a layer, overlying the polysilicon layer, which is resistant to at least certain polysilicon etchants; d) patterning the etch-resistant layer; e) patterning the polysilicon layer such that at least one polysilicon gate electrode is formed, said electrode overlain by a cap portion of the etch-resistant layer, and f) implanting the principal surface with a first ionic flux such that first source and drain junction region are formed in the silicon wafer, CHARACTERIZED IN THAT g) the method further comprises, before the implanting step, the steps of: conformally depositing by low pressure chemical vapor deposition, a first dielectric sidewall layer which overlies the patterned polysilicon layer and at least a portion of the principal surface, and which has a thickness greater than 200 Å as measured laterally relative to the principal surface; and patterning the first sidewall layer such that a first sidewall is formed, the first sidewall contactingly disposed adjacent the polysilicon gate electrode, and h) the implanting step is performed such that the first source and drain junction regions are at least partially excluded from that portion of the silicon wafer that directly underlies the polysilicon gate electrode and the first sidewall.
Claim 2
Independent Claim
228 words
A method for manufacturing at least one MOS device, comprising the steps of: a) providing a silicon wafer which has a principal surface; b) forming a polysilicon layer which overlies the principal surface; c) forming a layer, overlying the polysilicon layer, which is resistant to at least certain polysilicon etchants; d) patterning the etch-resistant layer; e) patterning the polysilicon layer such that at least one polysilicon gate electrode is formed, said electrode overlain by a cap portion of the etch-resistant layer, and f) implanting the principal surface with a first ionic flux such that first source and drain junction region are formed in the silicon wafer, CHARACTERIZED IN THAT g) the method further comprises, before the implanting step, the steps of: conformally depositing by low pressure chemical vapor deposition, a first dielectric sidewall layer which overlies the patterned polysilicon layer and at least a portion of the principal surface, and which has a thickness greater than 200 Å as measured laterally relative to the principal surface; and patterning the first sidewall layer such that a first sidewall is formed, the first sidewall contactingly disposed adjacent the polysilicon gate electrode, and h) the implanting step is performed such that the first source and drain junction regions are at least partially excluded from that portion of the silicon wafer that directly underlies the polysilicon gate electrode and the first sidewall.
Claim 3
Dependent Claim
114 words
The method of claim 1, further comprising, after the implanting step, the steps of: a) conformally depositing a second dielectric sidewall layer which overlies at least a portion of the principal surface; b) patterning the second sidewall layer such that a second sidewall is formed adjacent and contiguous with the first sidewall; and c) implanting the principal surface with a second ionic flux such that second source and drain junction regions are formed in the silicon wafer, said implantation performed such that the second source and drain junction regions are at least partially excluded from that portion of the silicon wafer that directly underlies the polysilicon gate electrode and the first and second sidewalls.
Claim 4
Dependent Claim
25 words
The method of claim 2, further comprising, before the step of implanting with the second ionic flux, the step of removing the etch-resistant cap portion.
Claim 5
Dependent Claim
29 words
The method of claim 1, wherein the MOS device is a PMOS device, and the implanting step results in boron doping of the first source and drain junction regions.
Claim 6
Dependent Claim
20 words
The method of claim 2, wherein the first and second ionic fluxes comprise ions of boron or a boron compound.
Claim 7
Dependent Claim
39 words
The method of claim 1, wherein a gate length is associated with the polysilicon gate electrode, and the thickness of the first sidewall, as measured laterally relative to the principal surface, is greater than 10% of the gate length.
Claim 8
Dependent Claim
40 words
The method of claim 1, wherein a gate length is associated with the polysilicon gate electrode, and the thickness of the first sidewall, as measured laterally relative to the principal surface, is at least about 50% of the gate length.
Claim 9
Dependent Claim
78 words
The method of claim 4, further comprising, after the implanting step, the step of annealing the silicon wafer, wherein: a) the annealing step results in the diffusion of boron in the first source and drain junction regions to a characteristic junction depth; b) a gate length is associated with the polysilicon gate electrode, and c) the thickness of the first sidewall, as measured laterally relative to the principal surface, is at least about 50% of the junction depth.
Claim 10
Dependent Claim
26 words
The method of claim 1, wherein a gate length is associated with the polysilicon gate electrode, and the gate length is about 0.5 μm or less.
Claim 11
Dependent Claim
26 words
The method of claim 1, wherein a gate length is associated with the polysilicon gate electrode, and the gate length is about 0.15 μm or less.
Claim 12
Dependent Claim
21 words
The method of claim 1, wherein the first sidewall comprises silicon dioxide which is conformally deposited by low-pressure chemical vapor deposition.
Claim 13
Dependent Claim
23 words
The method of claim 2, wherein the first and second sidewalls comprise silicon dioxide which is conformally deposited by low-pressure chemical vapor deposition.
Claim 14
Dependent Claim
49 words
The method of claim 1, wherein the etch-resistant layer comprises silicon nitride, the step of patterning the etch-resistant layer is performed such that at least one silicon nitride mask is created; and the step of patterning the polysilicon layer comprises performing reactive ion etching through the silicon nitride mask.
Claim 15
Dependent Claim
67 words
The method of claim 13, further comprising, before the implanting step, the steps of forming, by LPCVD, a silicon dioxide layer overlying at least a portion of the principal surface, and patterning the LPCVD layer such that at least one silicon dioxide mask is created; and wherein the step of patterning the polysilicon layer comprises performing reactive ion etching through the silicon nitride and silicon dioxide masks.
References Cited (Backward Citations)
US4532697A
Cited
US4577392A
Cited
US5028554A
Cited
US4764477A
Cited
US4908326A
Cited
US5102816A
Cited
US5045486A
Cited
EP0480446A2
Cited
US5168672A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-18 | 1998-01-17 | 1998-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-18 | 2002-01-17 | 2002-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-18 | 2006-01-17 | 2006-07-19 | $7700.00 | Window Closed / Lapsed |