Patent US5679967A successfully refreshed from Google Patents.
US5679967A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Customizable three metal layer gate array devices
Assignee: Chip Express Israel Ltd
•
Filing: 1995-03-17
•
Granted: 1997-10-21
•
Expires: 2015-03-17
Abstract
Abstract Three metal layer customizable gate array devices and techniques to customize them are disclosed. Such a device incorporates an integrated circuit blank having a plurality of transistors and at least three metal layers. A plurality of fusible links interconnects said plurality of transistors into an inoperable circuit. A laser ablative etch resistant coating is formed over the device. Later, the coating is ablated by laser at locations overlaying designated fuse locations. The device is then etched for selectably removing some of the fusible links, thereby converting the inoperable integrated circuit blank into an operable gate array device.
Inventors
- 👤 Meir I. Janai
- 👤 Zvi Orbach
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 12:46
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493; H10W20/494; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H10D86/00; H10D86/01
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
113 words
A customizable integrated circuit device comprising: a substrate; a plurality of transistors provided on said substrate; at least three interconnected metal layers, separated by layers of insulation; and a plurality of links connecting the transistors into an inoperable circuit, said plurality of links having designated fuse locations in at least two of said three metal layers, said plurality of links and transistors being arranged such that, upon disconnecting of selected ones of said plurality of links at certain of said designated fuse locations, said plurality of links and transistors is interconnected into an operable circuit, wherein said fuse locations are not selectively fusible by current supplied at accessible input/output pins of the device.
Claim 2
Dependent Claim
113 words
A customizable integrated circuit device comprising: a substrate; a plurality of transistors provided on said substrate; at least three interconnected metal layers, separated by layers of insulation; and a plurality of links connecting the transistors into an inoperable circuit, said plurality of links having designated fuse locations in at least two of said three metal layers, said plurality of links and transistors being arranged such that, upon disconnecting of selected ones of said plurality of links at certain of said designated fuse locations, said plurality of links and transistors is interconnected into an operable circuit, wherein said fuse locations are not selectively fusible by current supplied at accessible input/output pins of the device.
Claim 3
Dependent Claim
23 words
A device according to claim 1, wherein a layer of radiation sensitive coating is provided over at least one of said metal layers.
Claim 4
Dependent Claim
14 words
A device according to claim 2, where said radiation sensitive coating is laser ablative.
Claim 5
Dependent Claim
126 words
A device according to claim 1, wherein a link which carries current in the operable circuit that: (a) is located in the lowest one of said three metal layers; and (b) is located beneath a designated fuse location in the center one of the three metal layers, said fuse having an overlying aperture; is at least as wide as MDR+A', where (i) MDR is the minimum allowable width of metal signal lines in the lowest of the three metal layers; and (ii) A' is the size of a portion A perpendicular to the current flow direction in said link, wherein A is the portion of said aperture which overlies said link and is not obscured by metal from the center one of said three metal layers.
Claim 6
Dependent Claim
36 words
A device according to claim 1, wherein none of the links belonging to said plurality of links in the first metal layer underlies a designated fuse location in the center one of said three metal layers.
Claim 7
Dependent Claim
34 words
A device according to claim 1, wherein etch stops are formed in the lowest one of said three metal layers underneath the designated fuse locations in the center one of said three metal layers.
Claim 8
Dependent Claim
43 words
A device according to claim 1, wherein the insulation layer over the lowest metal layer has a sufficient thickness such that etching or laser cutting of links on the center one of said three metal layers will not penetrate through the insulation layer.
Claim 9
Dependent Claim
15 words
A device according to claim 7, wherein the insulation layer is thicker than 4000 angstrom.
Claim 10
Dependent Claim
51 words
A device according to claim 1, wherein the insulation layer over the lowest of the three metal layers has a sufficient thickness such that etching apertures overlying fuse locations designated in the center one of said three metal layers will not penetrate through to the lowest of the three metal layers.
Claim 11
Dependent Claim
15 words
A device according to claim 9, wherein the insulation layer is thicker than 4000 angstrom.
Claim 12
Dependent Claim
30 words
A device according to claim 1, wherein the lowest one of said three metal layers and the center one of said three metal layers are selectably etchable by different etchants.
Claim 13
Dependent Claim
22 words
A device according to claim 1, wherein at least one of said designated fuse locations is located over one of said transistors.
Claim 14
Dependent Claim
25 words
A device according to claim 1, wherein at least one of said designated fuse locations is located over a portion of an active semiconductor element.
References Cited (Backward Citations)
GB1133992A
Cited
US3925684A
Cited
US4325109A
Cited
US4197555A
Cited
JPS5378789A
Cited
US4124899A
Cited
US4124899B1
Cited
US4412237A
Cited
US4240094A
Cited
US4295149A
Cited
US4233671A
Cited
US4238839A
Cited
US4455495A
Cited
IL61678A
Cited
US4356504A
Cited
US4476478A
Cited
US4677452A
Cited
US4590589A
Cited
EP0112693A1
Cited
US4536949A
Cited
JPS6016438A
Cited
US4700214A
Cited
US4795720A
Cited
US4651190A
Cited
US4924287A
Cited
EP0210397A1
Cited
EP0243014A1
Cited
US4758745A
Cited
US4758745B1
Cited
EP0336026A1
Cited
EP0303396A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-10-20 | 2001-04-21 | 2001-10-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-10-20 | 2005-04-21 | 2005-10-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-10-20 | 2009-04-21 | 2009-10-21 | $7700.00 | Window Closed / Lapsed |