Patent US5665641A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5665641A Expired / Lapsed US ⏱️ 0.0 years remaining

Method to prevent formation of defects during multilayer interconnect processing

Assignee: GlobalFoundries Inc
•
Filing: 1995-09-14
•
Granted: 1997-09-09
•
Expires: 2015-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process is provided for forming a hard mask over an aluminum-containing layer for patterning and etching the aluminum-containing layer to define interconnects. The process comprises depositing the material comprising the hard mask at a temperature that is within the range of about 100° C. below the sputtering temperature of the aluminum-containing metal and the sputtering temperature of the aluminum-containing metal.

Inventors

  • 👤 Lewis Shen
  • 👤 Robin W. Cheung

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 15:43
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6316; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/948; Y10S438/952

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 230 words
A process for preventing the formation of defects in aluminum-containing interconnects formed over a semiconductor substrate and employed in silicon-based semiconductor devices, said semiconductor substrate having a surface, wherein said interconnects are formed by: (a) depositing an aluminum-containing interconnect layer over a first oxide layer supported over a silicon substrate at a first temperature T s , said aluminum-containing interconnect layer having only one degree of freedom for movement in the direction perpendicular to said surface of said semiconductor substrate; (b) forming an anti-reflection coating on said aluminum-containing interconnect layer at a second temperature T ARC , wherein T ARC is measured in °C. and is given by (T s -100) ≦T ARC ≦T s ; (c) depositing a hard mask on said anti-reflection coating at a third temperature T m wherein T m is measured in °C. and is given by (T s -100)≦T m ≦T s ; (d) patterning said hard mask to form an interconnect pattern for transfer to said aluminum-containing interconnect layer; and (e) etching in succession said hard mask, said anti-reflection coating, and said aluminum-containing interconnect layer to transfer said interconnect pattern from said hard mask to said aluminum-containing interconnect layer, thereby forming said aluminum-containing interconnects, thereby preventing the formation of voids in said aluminum-containing interconnect layer or ting defects on said first oxide layer while avoiding compression of said aluminum-containing interconnect layer during cooling.
Claim 2
Dependent Claim 230 words
A process for preventing the formation of defects in aluminum-containing interconnects formed over a semiconductor substrate and employed in silicon-based semiconductor devices, said semiconductor substrate having a surface, wherein said interconnects are formed by: (a) depositing an aluminum-containing interconnect layer over a first oxide layer supported over a silicon substrate at a first temperature T s , said aluminum-containing interconnect layer having only one degree of freedom for movement in the direction perpendicular to said surface of said semiconductor substrate; (b) forming an anti-reflection coating on said aluminum-containing interconnect layer at a second temperature T ARC , wherein T ARC is measured in °C. and is given by (T s -100) ≦T ARC ≦T s ; (c) depositing a hard mask on said anti-reflection coating at a third temperature T m wherein T m is measured in °C. and is given by (T s -100)≦T m ≦T s ; (d) patterning said hard mask to form an interconnect pattern for transfer to said aluminum-containing interconnect layer; and (e) etching in succession said hard mask, said anti-reflection coating, and said aluminum-containing interconnect layer to transfer said interconnect pattern from said hard mask to said aluminum-containing interconnect layer, thereby forming said aluminum-containing interconnects, thereby preventing the formation of voids in said aluminum-containing interconnect layer or ting defects on said first oxide layer while avoiding compression of said aluminum-containing interconnect layer during cooling.
Claim 3
Dependent Claim 17 words
The process of claim 1 wherein said aluminum-containing interconnect consists essentially of undoped aluminum or doped aluminum.
Claim 4
Dependent Claim 27 words
The process of claim 2 wherein said doped aluminum consists essentially of aluminum doped with a metal selected from the group consisting of silicon, copper, or titanium.
Claim 5
Dependent Claim 25 words
The process of claim 1 wherein said hard mask consists essentially of a material selected from the group consisting of an oxide and a nitride.
Claim 6
Dependent Claim 22 words
The process of claim 4 wherein said oxide consists essentially of silicon dioxide and wherein said nitride consists essentially of silicon nitride.
Claim 7
Dependent Claim 21 words
The process of claim 1 wherein a barrier layer is interposed between said first oxide layer and said aluminum-containing interconnect layer.
Claim 8
Dependent Claim 22 words
The process of claim 6 wherein said barrier layer comprises a material selected from the group consisting of titanium and titanium/titanium nitride.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-09-08 2001-03-10 2001-09-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-09-08 2005-03-10 2005-09-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-09-08 2009-03-10 2009-09-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag