US4974055A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-aligned interconnects for semiconductor devices
Assignee: GlobalFoundries Inc
•
Filing: 1989-05-01
•
Granted: 1990-11-27
•
Expires: 2009-05-01
Abstract
Abstract A novel process is provided to fabricate interconnections (46c) in transistors (14) having self-aligned, planarized contacts (46s, 40g, 46d) in a novel, completely self-aligned configuration. The process of the invention permits higher packing densities, and allows feature distances to approach 0.5 μm and lower. A unique combination of masks in conjunction with a multi-layer structure (28) formed on the surface of a semiconductor wafer (16), the multi-layer structure including a buried etch-stop layer therein (28b), defines the source (18), gate (22), and drain (20) elements and their geometry relative to each other and to interconnects. Polysilicon plug (40, 46) contacts through slots in the multi-structure layer permit vertical contact to be made to the various elements. Silicidation (56) of the polysilicon plugs reduces series resistance in the vertical direction and permits strapping of N + and p + polysilicon plugs.
Inventors
- 👤 Jacob D. Haskell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 04:45
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10W20/056; H10W20/063; H10W20/0633; H10W20/0693; H10W20/40; H10W20/41; H10W20/44; H10W20/4451
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
159 words
An improved interconnect for an array of field effect transistors formed in a major surface of a semiconductor substrate, said transistors comprising source, gate, and drain regions and corresponding contacts thereto, said contacts isolated from each other by an insulating layer, with conducting interconnects making contact to said contacts, thereby interconnecting said array of field effect transistors, wherein said contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer, wherein said insulating layer comprises a planarized multilayer structure comprising: (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than the oxide of said first layer; and (c) a third layer consisting essentially of an oxide, and wherein said interconnects to said contacts are formed at the same layer on said third oxide layer for all transistors to provide improved packing density and coplanar connections between transistors.
Claim 2
Dependent Claim
159 words
An improved interconnect for an array of field effect transistors formed in a major surface of a semiconductor substrate, said transistors comprising source, gate, and drain regions and corresponding contacts thereto, said contacts isolated from each other by an insulating layer, with conducting interconnects making contact to said contacts, thereby interconnecting said array of field effect transistors, wherein said contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer, wherein said insulating layer comprises a planarized multilayer structure comprising: (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than the oxide of said first layer; and (c) a third layer consisting essentially of an oxide, and wherein said interconnects to said contacts are formed at the same layer on said third oxide layer for all transistors to provide improved packing density and coplanar connections between transistors.
Claim 3
Dependent Claim
9 words
The interconnect of claim 1 comprising polysilicon or tungsten.
Claim 4
Dependent Claim
16 words
The interconnect of claim 2 wherein said polysilicon comprises undoped polysilicon, n-doped polysilicon, or p-doped polysilicon.
Claim 5
Dependent Claim
8 words
The interconnect of claim 3 comprising silicided polysilicon.
Claim 6
Dependent Claim
36 words
The interconnect of claim 1, wherein said insulating layer has an outer surface which is planar and substantially parallel to said semiconductor substrate, said interconnect formed on said planar insulating layer to comprise a planarized interconnect.
Claim 7
Dependent Claim
36 words
The interconnect of claim 1 wherein said semiconductor substrate comprises silicon, said first layer consists essentially of silicon dioxide, said second layer consists essentially of silicon nitride, and said third layer consists essentially of silicon dioxide.
Claim 8
Dependent Claim
17 words
The interconnect of claim 6 wherein said first layer of silicon dioxide is about 2,500 Å thick.
Claim 9
Dependent Claim
17 words
The interconnect of claim 6 wherein said first layer of silicon dioxide is about 400 Å thick.
Claim 10
Dependent Claim
16 words
The interconnect of claim 1 wherein said interconnects are all formed on said first oxide layer.
Claim 11
Dependent Claim
157 words
An improved interconnect for an array of CMOS devices formed in a major surface of a semiconductor substrate, said CMOS devices comprising source, gate, and drain regions and corresponding contacts thereto, said contacts isolated from each other by an insulating layer, with conducting interconnects making contact to said contacts, thereby interconnecting said array of field effect transistors, wherein said contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer, wherein said insulating layer comprises a planarized multilayer structure comprising: (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said first oxide layer; and (c) a third layer consisting essentially of an oxide, and (3) wherein said interconnects to said contacts are formed at the same layer on said third layer for all transistors to provide improved packing density and coplanar connections between transistors.
Claim 12
Dependent Claim
157 words
An improved interconnect for an array of CMOS devices formed in a major surface of a semiconductor substrate, said CMOS devices comprising source, gate, and drain regions and corresponding contacts thereto, said contacts isolated from each other by an insulating layer, with conducting interconnects making contact to said contacts, thereby interconnecting said array of field effect transistors, wherein said contacts terminate in an upper surface that is coplanar with the upper surface of said insulating layer, wherein said insulating layer comprises a planarized multilayer structure comprising: (a) a first layer consisting essentially of an oxide; (b) a second layer consisting essentially of an etch-stop material having a significantly different etch rate than said first oxide layer; and (c) a third layer consisting essentially of an oxide, and (3) wherein said interconnects to said contacts are formed at the same layer on said third layer for all transistors to provide improved packing density and coplanar connections between transistors.
Claim 13
Dependent Claim
17 words
The interconnect of claim 10 wherein said conducting interconnects comprise undoped polysilicon, n-doped polysilicon, or p-doped polysilicon.
Claim 14
Dependent Claim
8 words
The interconnect of claim 11 comprising silicided polysilicon.
Claim 15
Dependent Claim
36 words
The interconnect of claim 10 wherein said insulating layer has an outer surface which is planar and substantially parallel to said semiconductor substrate, said interconnect formed on said planar insulating layer to comprise a planarized interconnect.
Claim 16
Dependent Claim
36 words
The interconnect of claim 10 wherein said semiconductor substrate comprises silicon, said first layer consists essentially of silicon dioxide, said second layer consists essentially of silicon nitride, and said third layer consists essentially of silicon dioxide.
Claim 17
Dependent Claim
17 words
The interconnect of claim 14 wherein said first layer of silicon dioxide is about 2,500 Å thick.
Claim 18
Dependent Claim
17 words
The interconnect of claim 14 wherein said first layer of silicon dioxide is about 400 Å thick.
Claim 19
Dependent Claim
16 words
The interconnect of claim 10 whererin said interconnects are all formed on said first oxide layer.
References Cited (Backward Citations)
US4181537A
Cited
US4450470A
Cited
US4306915A
Cited
US4374700A
Cited
US4600624A
Cited
US4541893A
Cited
US4692786A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-11-26 | 1994-05-28 | 1994-11-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-11-26 | 1998-05-28 | 1998-11-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-11-26 | 2002-05-28 | 2002-11-27 | $7700.00 | Window Closed / Lapsed |