← Back to Patent Explorer
US4450470A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor integrated circuit device

Assignee: NEC Corp
•
Filing: 1979-02-12
•
Granted: 1984-05-22
•
Expires: 1999-02-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit device of large scale integration and a method of manufacturing the same makes possible high density packing of circuit elements by eliminating a great number of very minute contact holes. Instead, a circuit-element connector comprised of a polycrystalline silicon wiring path is formed by selective oxidation. Impurity atoms are introduced into the semiconductor substrate through the polycrystalline silicon circuit-element connector to form a desired circuit element. A layer of high-conductive material is provided on the polycrystalline silicon layer.

Inventors

  • 👤 Hiroshi Shiba

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 16:43
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D62/00; H10D62/40; H10D84/00; H10D84/101; H10D84/121; H10D84/60; H10D84/611; H10D84/613; H10D88/00; H10P; H10P14/00; H10P14/60; H10P14/61; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P32/00; H10P32/30; H10P32/302; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/10; H10W10/13; Y; Y10; Y10S; Y10S148/00; Y10S148/019

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 184 words
An integrated circuit device comprising a semiconductor substrate, an insulating film covering at least a part of one major surface of said substrate, a thin polycrystalline silicon layer formed on said insulating film, said silicon layer having a common portion and first and second branch portions connected at their one ends to said common portion and running in parallel with each other, first, second, and third PN junctions formed in said silicon layer from the upper surface to the bottom of said layer, a highly conductive layer covering the upper surface of said silicon layer except predetermined portions where diodes are to be formed, said first PN junction being located in said common portion and shorted by said highly conductive layer, and said second and third PN junctions being located in said first and second branch portions, respectively, said highly conductive layer being absent at said second and third PN junctions to form diodes there, and means coupled to the respective other ends of said first and second branch portions for applying signals to said diodes formed in said first and second branch portions.
Claim 2
Dependent Claim 184 words
An integrated circuit device comprising a semiconductor substrate, an insulating film covering at least a part of one major surface of said substrate, a thin polycrystalline silicon layer formed on said insulating film, said silicon layer having a common portion and first and second branch portions connected at their one ends to said common portion and running in parallel with each other, first, second, and third PN junctions formed in said silicon layer from the upper surface to the bottom of said layer, a highly conductive layer covering the upper surface of said silicon layer except predetermined portions where diodes are to be formed, said first PN junction being located in said common portion and shorted by said highly conductive layer, and said second and third PN junctions being located in said first and second branch portions, respectively, said highly conductive layer being absent at said second and third PN junctions to form diodes there, and means coupled to the respective other ends of said first and second branch portions for applying signals to said diodes formed in said first and second branch portions.

References Cited (Backward Citations)

US3651385A Cited
US3673471A Cited
JPS4996684A Cited
US4041522A Cited
JPS5140866A Cited
JPS5140884A Cited
US4074304A Cited
US4128845A Cited
US4161745A Cited
US4109372A Cited
JPS5425676A Cited
US4190466A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-05-22 1987-11-21 1988-05-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-05-22 1991-11-21 1992-05-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-05-22 1995-11-21 1996-05-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag