Patent US5661045A successfully refreshed from Google Patents.
US5661045A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming and tailoring the electrical characteristics of semiconductor devices
Assignee: Micron Technology Inc
•
Filing: 1996-12-09
•
Granted: 1997-08-26
•
Expires: 2016-12-09
Abstract
Abstract A method for forming semiconductor devices includes a low energy implant for tailoring the electrical characteristics of the semiconductor devices. Using the low energy implant, narrow width devices such as access transistors in an SRAM cell, can be fabricated with a low threshold voltage (Vt). The low energy implant is performed on the active areas of a silicon substrate following field isolation and field implant. For an n-conductivity access transistor, the low energy dopant can be an n-type dopant such as phosphorus, arsenic or antimony.
Inventors
- 👤 Monte Manning
- 👤 Charles Dennison
- 👤 Howard Rhodes
- 👤 Tyler Lowrey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 08:47
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0221; H10B; H10B10/00; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0128; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
132 words
A method for fabricating semiconductor devices, comprising: providing a substrate; forming active areas on the substrate; isolating the active areas with a field oxide; forming a mask on the substrate having openings therein for exposing selected active areas while protecting remaining active areas; implanting a dopant with sufficient energy such that the dopant penetrates through the field oxide and into the substrate for defining isolation field areas on the substrate and the dopant penetrates into the selected active areas; implanting a second dopant through the openings into the selected active areas, said second dopant comprising a different conductivity type than said dopant in order to lower a threshold voltage of a transistor to be formed in the selected active areas; and continuing processing to form active semiconductor devices in the active areas.
Claim 2
Independent Claim
132 words
A method for fabricating semiconductor devices, comprising: providing a substrate; forming active areas on the substrate; isolating the active areas with a field oxide; forming a mask on the substrate having openings therein for exposing selected active areas while protecting remaining active areas; implanting a dopant with sufficient energy such that the dopant penetrates through the field oxide and into the substrate for defining isolation field areas on the substrate and the dopant penetrates into the selected active areas; implanting a second dopant through the openings into the selected active areas, said second dopant comprising a different conductivity type than said dopant in order to lower a threshold voltage of a transistor to be formed in the selected active areas; and continuing processing to form active semiconductor devices in the active areas.
Claim 3
Dependent Claim
25 words
The method as recited in claim 1 and wherein the dopant is a p-conductivity type dopant and the second dopant is an n-conductivity type dopant.
Claim 4
Dependent Claim
25 words
The method as recited in claim 1 and wherein the dopant is an n-conductivity type dopant and the second dopant is a p-conductivity type dopant.
Claim 5
Dependent Claim
28 words
The method as recited in claim 1 and wherein the dopant is boron and the second dopant is selected from the class consisting of phosphorus, arsenic and antimony.
Claim 6
Independent Claim
137 words
A method of fabricating semiconductor devices, comprising; providing a substrate; forming active areas on the substrate; isolating the active areas using a local oxidation of silicon process to form a field oxide between the active areas; forming a mask on the substrate having openings therein for exposing selected active areas and the field oxide while covering remaining active areas; performing a field implant by implanting a p-type conductivity dopant through the field oxide and into the substrate for defining isolation field areas on the substrate and through the openings into the selected active areas; implanting an n-type conductivity dopant through the openings into the selected active areas to lower a threshold voltage for devices to be formed in the selected active areas; and continuing processing of the substrate to form active semiconductor devices in the active areas.
Claim 7
Independent Claim
137 words
A method of fabricating semiconductor devices, comprising; providing a substrate; forming active areas on the substrate; isolating the active areas using a local oxidation of silicon process to form a field oxide between the active areas; forming a mask on the substrate having openings therein for exposing selected active areas and the field oxide while covering remaining active areas; performing a field implant by implanting a p-type conductivity dopant through the field oxide and into the substrate for defining isolation field areas on the substrate and through the openings into the selected active areas; implanting an n-type conductivity dopant through the openings into the selected active areas to lower a threshold voltage for devices to be formed in the selected active areas; and continuing processing of the substrate to form active semiconductor devices in the active areas.
Claim 8
Dependent Claim
30 words
The method as recited in claim 5 and wherein the semiconductor devices include static random access memories and the selected active areas have a width of less than 1 μm.
Claim 9
Dependent Claim
30 words
The method as recited in claim 5 and wherein the semiconductor devices include dynamic random access memories and the selected active areas have a width of less than 1 μm.
Claim 10
Dependent Claim
21 words
The method as recited in claim 5 and wherein the selected active areas include different regions of an active semiconductor device.
Claim 11
Independent Claim
137 words
A method of fabricating semiconductor devices, comprising; providing a substrate; forming active areas on the substrate; forming a field oxide between the active areas using a local oxidation of silicon process; forming a mask having openings therein for exposing selected active areas and the field oxide while covering remaining active areas; performing a field implant by implanting a dopant through the field oxide and into the substrate for defining isolation field areas on the substrate and through the openings into the selected active areas; lowering a threshold voltage for devices to be formed in the selected active areas, said devices having a width less than 1 μm, by implanting a second dopant having a different conductivity type than the dopant through the openings into the selected active areas; and forming active semiconductor devices in the active areas.
Claim 12
Independent Claim
137 words
A method of fabricating semiconductor devices, comprising; providing a substrate; forming active areas on the substrate; forming a field oxide between the active areas using a local oxidation of silicon process; forming a mask having openings therein for exposing selected active areas and the field oxide while covering remaining active areas; performing a field implant by implanting a dopant through the field oxide and into the substrate for defining isolation field areas on the substrate and through the openings into the selected active areas; lowering a threshold voltage for devices to be formed in the selected active areas, said devices having a width less than 1 μm, by implanting a second dopant having a different conductivity type than the dopant through the openings into the selected active areas; and forming active semiconductor devices in the active areas.
Claim 13
Dependent Claim
25 words
The method as recited in claim 9 and wherein the dopant is a p-conductivity type dopant and the second dopant is an n-conductivity type dopant.
Claim 14
Dependent Claim
25 words
The method as recited in claim 10 and wherein the dopant is an n-conductivity type dopant and the second dopant is a p-conductivity type dopant.
References Cited (Backward Citations)
US4613885A
Cited
US4442591A
Cited
US4735915A
Cited
US4546535A
Cited
US4987093A
Cited
US4728619A
Cited
US5168335A
Cited
US5384279A
Cited
US4839301A
Cited
US5342802A
Cited
US5091324A
Cited
US5091332A
Cited
US5173438A
Cited
US5268585A
Cited
US5283200A
Cited
US5393677A
Cited
US5328862A
Cited
US5407849A
Cited
US5240874A
Cited
US5405788A
Cited
US5416038A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-08-25 | 2001-02-24 | 2001-08-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-08-25 | 2005-02-24 | 2005-08-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-08-25 | 2009-02-24 | 2009-08-26 | $7700.00 | Window Closed / Lapsed |