Patent US5551033A successfully refreshed from Google Patents.
US5551033A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for maintaining one interrupt mask register in conformity with another in a manner invisible to an executing program
Assignee: NEC Corp
•
Filing: 1992-06-04
•
Granted: 1996-08-27
•
Expires: 2012-06-04
Abstract
Abstract A laptop computer system includes a protected mode microprocessor capable of operating in restricted and unrestricted modes, and an arrangement which in response to a predetermined condition saves information from the processor and then forcibly switches the processor to its unrestricted mode of operation. The system includes a first interrupt mask register having a bit for indicating whether an interrupt is to be recognized by the processor, a second interrupt mask register having a bit for indicating whether the interrupt is to be recognized by a further circuit, and an arrangement responsive to a load of the first mask register for conforming the bit of the second mask register to the bit of the first mask register in a manner invisible to an application program being executed by the processor.
Inventors
- 👤 Mark J. Foster
- 👤 Saifuddin T. Fakhruddin
- 👤 James L. Walker
- 👤 Matthew B. Mendelow
- 👤 Jiming Sun
- 👤 Rodman S. Brahman
- 👤 Michael P. Krau
- 👤 Brian D. Willoughby
- 👤 Michael D. Maddix
- 👤 Steven L. Belt
- 👤 Scott A. Hovey
- 👤 Mark A. Ruthenbeck
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:45
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F1/00; G06F1/24; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F9/461; G06F9/463; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
166 words
An apparatus comprising: a processor having an interrupt input, first and second mask registers controlled by said processor and each having a bit indicating whether an interrupt signal present at said interrupt input is to be enabled or disabled, first means responsive to said interrupt input and said bit in said first mask register for respectively permitting and obstructing recognition of said interrupt signal by said processor when said bit of said first mask register is respectively indicating that said interrupt signal is respectively enabled and disabled, second means responsive to said interrupt input and said bit in said second mask register for respectively permitting and obstructing recognition of said interrupt signal by a further circuit when said bit of said second mask register is respectively indicating that said interrupt signal is respectively enabled and disabled, and means responsive to loading of said first mask register by said processor for conforming said bit of said second mask register to said bit of said first mask register.
Claim 2
Independent Claim
166 words
An apparatus comprising: a processor having an interrupt input, first and second mask registers controlled by said processor and each having a bit indicating whether an interrupt signal present at said interrupt input is to be enabled or disabled, first means responsive to said interrupt input and said bit in said first mask register for respectively permitting and obstructing recognition of said interrupt signal by said processor when said bit of said first mask register is respectively indicating that said interrupt signal is respectively enabled and disabled, second means responsive to said interrupt input and said bit in said second mask register for respectively permitting and obstructing recognition of said interrupt signal by a further circuit when said bit of said second mask register is respectively indicating that said interrupt signal is respectively enabled and disabled, and means responsive to loading of said first mask register by said processor for conforming said bit of said second mask register to said bit of said first mask register.
Claim 3
Dependent Claim
152 words
An apparatus according to claim 1, wherein said processor has first and second operational modes, wherein in said first operational mode said processor has a predetermined set of operational capabilities and in said second operational mode said processor can perform a first subset of said operational capabilities and is inhibited from performing a second subset of said operational capabilities different from said first subset, and wherein said means responsive to loading of said first mask register by said processor includes means for saving information from said processor, for thereafter forcing said processor to said first operational mode, for then conforming said bit of said second mask register to said bit of said first mask register, and for thereafter restoring to said processor said information saved therefrom to cause said processor to return to and resume operation in the operational mode which said processor was in immediately before said saving of said information.
Claim 4
Dependent Claim
24 words
An apparatus according to claim 2, wherein said first operational mode is a real mode, and said second operational mode is a protected mode.
Claim 5
Independent Claim
143 words
An apparatus, comprising: a processor having first and second operational modes, wherein in said first operational mode said processor has a predetermined set of operational capabilities and in said second operational mode said processor can perform a first subset of said operational capabilities and is inhibited from performing a second subset of said operational capabilities different from said first subset; first and second registers which can each be loaded by said processor; and control means responsive to a load of said first register by said processor during execution of a program in said second operational mode for interrupting execution of the program in a manner invisible to the program, for thereafter causing said processor to conform said second register to said first register, and for thereafter resuming execution of the program in said second operational mode in a manner invisible to the program.
Claim 6
Independent Claim
143 words
An apparatus, comprising: a processor having first and second operational modes, wherein in said first operational mode said processor has a predetermined set of operational capabilities and in said second operational mode said processor can perform a first subset of said operational capabilities and is inhibited from performing a second subset of said operational capabilities different from said first subset; first and second registers which can each be loaded by said processor; and control means responsive to a load of said first register by said processor during execution of a program in said second operational mode for interrupting execution of the program in a manner invisible to the program, for thereafter causing said processor to conform said second register to said first register, and for thereafter resuming execution of the program in said second operational mode in a manner invisible to the program.
Claim 7
Dependent Claim
137 words
An apparatus according to claim 4, wherein said processor has an interrupt input, wherein said first and second registers are each a mask register having a bit indicating whether an interrupt signal present at said interrupt input is to be enabled or disabled, first means responsive to said interrupt input and said bit in said first register for respectively permitting and obstructing recognition of said interrupt signal by said processor when said bit of said first register is respectively indicating that said interrupt signal is respectively enabled and disabled, and second means responsive to said interrupt input and said bit in said second register for respectively permitting and obstructing recognition of said interrupt signal by a further circuit when said bit of said second register is respectively indicating that said interrupt signal is respectively enabled and disabled.
Claim 8
Dependent Claim
122 words
An apparatus according to claim 4, wherein said control means includes said processor having a non-maskable interrupt input, includes means for activating an interrupt signal at said interrupt input in response to a load of said first register, and includes means responsive to activation of said interrupt signal at said interrupt input for saving information from said processor, for forcing said processor to said first operational mode, for thereafter causing said processor to execute in said first operational mode an interrupt routine which effects said conforming of said second register to said first register, and for thereafter restoring to said processor said information saved therefrom in order to cause said processor to resume execution of said program in said second operational mode.
Claim 9
Dependent Claim
24 words
An apparatus according to claim 6, wherein said first operational mode is a real mode, and said second operational mode is a protected mode.
Claim 10
Independent Claim
141 words
A method of operating an apparatus which includes a processor having an interrupt input, and first and second mask registers controlled by said processor and each having a bit indicating whether an interrupt signal present at said interrupt input is to be enabled or disabled, comprising the steps of: respectively permitting and obstructing recognition of said interrupt signal by said processor when said bit of said first mask register is respectively indicating that said interrupt signal is respectively enabled and disabled; respectively permitting and obstructing recognition of said interrupt signal by a further circuit when said bit of said second mask register is respectively indicating that said interrupt signal is respectively enabled and disabled; and responding to a load of said first mask register by conforming said bit of said second mask register to said bit of said first mask register.
Claim 11
Independent Claim
141 words
A method of operating an apparatus which includes a processor having an interrupt input, and first and second mask registers controlled by said processor and each having a bit indicating whether an interrupt signal present at said interrupt input is to be enabled or disabled, comprising the steps of: respectively permitting and obstructing recognition of said interrupt signal by said processor when said bit of said first mask register is respectively indicating that said interrupt signal is respectively enabled and disabled; respectively permitting and obstructing recognition of said interrupt signal by a further circuit when said bit of said second mask register is respectively indicating that said interrupt signal is respectively enabled and disabled; and responding to a load of said first mask register by conforming said bit of said second mask register to said bit of said first mask register.
Claim 12
Dependent Claim
136 words
A method according to claim 8, wherein said processor has first and second operational modes, wherein in said first operational mode said processor has a predetermined set of operational capabilities and in said second operational mode said processor can perform a first subset of said operational capabilities and is inhibited from performing a second subset of said operational capabilities different from said first subset, and wherein said responding step includes the steps of saving information from said processor, forcing said processor to said first operational mode, thereafter conforming said bit of said second mask register to said bit of said first mask register, and thereafter restoring to said processor said information saved therefrom to cause said processor to return to and resume operation in the operational mode which was in effect immediately before said saving step.
References Cited (Backward Citations)
US3676861A
Cited
JPS5322345A
Cited
US4458307A
Cited
US4381552A
Cited
US4294496A
Cited
US4317180A
Cited
US4461003A
Cited
US4626986A
Cited
US4506323A
Cited
US4523295A
Cited
US4870570A
Cited
US4658352A
Cited
US4694393A
Cited
US4646307A
Cited
US4698748A
Cited
US4987535A
Cited
US4689761A
Cited
US4564751A
Cited
US5027273A
Cited
US4674089A
Cited
US4734851A
Cited
US4779195A
Cited
US4860190A
Cited
US4907150A
Cited
US5086387A
Cited
US4757505A
Cited
US4868832A
Cited
US4839837A
Cited
US4782468A
Cited
US4763333B1
Cited
US4763333A
Cited
US4823292A
Cited
US5083266A
Cited
US4933785A
Cited
US4945335A
Cited
US5014193A
Cited
US4980836A
Cited
US5214762A
Cited
US5175845A
Cited
US5027294A
Cited
US5136694A
Cited
US5182810A
Cited
US5241680A
Cited
US5163153A
Cited
US5142684A
Cited
US5167024A
Cited
US5218704A
Cited
US5021983B1
Cited
US5021983A
Cited
US5276890A
Cited
US5155840A
Cited
US5396635A
Cited
US5381540A
Cited
US5175853A
Cited
US5237692A
Cited
US5230074A
Cited
US5189647A
Cited
US5394527A
Cited
US5254888A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-27 | 2000-02-26 | 2000-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-27 | 2004-02-26 | 2004-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-27 | 2008-02-26 | 2008-08-27 | $7700.00 | Window Closed / Lapsed |