Patent US5550843A successfully refreshed from Google Patents.
US5550843A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable scan chain testing structure and method
Assignee: Xilinx Inc
•
Filing: 1994-04-01
•
Granted: 1996-08-27
•
Expires: 2014-04-01
Abstract
Abstract A circuit and method for testing Field Programmable Gate Arrays (FPGAs) comprises a programmable multiplexer for sequentially connecting columns of logic cells to enable the configuring of logic cell columns into one or more scan chains. Each column of logic cells contains an edge cell comprising a multi-input multiplexer, one of the multiplexer inputs being dedicated to receiving a signal from an adjacent cell, other of the inputs being connected to gate array input pads. A programmable control signal on the multiplexer enables the column to either receive test data from one of the gate array input pads or to connect as part of a scan chain by receiving a wrapping signal from the output logic cell of an adjacent column.
Inventors
- 👤 Wilson K. Yee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 16:36
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516; G01R31/318519; G01R31/318533; G01R31/318536; G01R31/318572
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
130 words
A circuit for the scan chain testing of logic cells, the circuit comprising: a first column of logic cells having a first column input terminal for receiving test data and a first column output terminal for outputting test data; a second column of logic cells having a second column input terminal for receiving test data and a second column output terminal for outputting test data; and a first multiplexer having; a first multiplexer output terminal coupled to the second column input terminal, a plurality of first multiplexer input terminals, one first multiplexer input terminal of which is coupled to the first column output terminal, and a control terminal for selecting from among the first multiplexer input terminals for propagation of a selected input signal to the first multiplexer output terminal.
Claim 2
Dependent Claim
130 words
A circuit for the scan chain testing of logic cells, the circuit comprising: a first column of logic cells having a first column input terminal for receiving test data and a first column output terminal for outputting test data; a second column of logic cells having a second column input terminal for receiving test data and a second column output terminal for outputting test data; and a first multiplexer having; a first multiplexer output terminal coupled to the second column input terminal, a plurality of first multiplexer input terminals, one first multiplexer input terminal of which is coupled to the first column output terminal, and a control terminal for selecting from among the first multiplexer input terminals for propagation of a selected input signal to the first multiplexer output terminal.
Claim 3
Dependent Claim
25 words
The circuit according to claim 1 wherein the coupling between the first column output terminal and a first multiplexer input terminal comprises a signal driver.
Claim 4
Dependent Claim
97 words
The circuit according to claim 1 wherein each logic cell further comprises: an FPGA logic block having an input terminal for receiving cell input data and an output terminal for outputting FPGA logic data; and a cell multiplexer having a control terminal, an output terminal, a first input terminal for receiving the cell input data and a second input terminal coupled to the FPGA output terminal for receiving the FPGA logic data, wherein the cell multiplexer propagates the cell input data in response to an indication on the control terminal that the logic cell is undergoing testing.
Claim 5
Dependent Claim
27 words
The circuit according to claim 3, further comprising a flip flop having an input terminal coupled to the cell multiplexer output terminal and having an output terminal.
Claim 6
Dependent Claim
69 words
The circuit according to claim 4, wherein the columns of logic cells comprise a plurality of logic cells connected in series such that the output terminal from the flip flop of a first logic cell is coupled to the FPGA logic block input terminal of a second logic cell, the cell input data to the second logic cell being provided by the flip flop of the first logic cell.
Claim 7
Dependent Claim
81 words
The circuit according to claim 1 wherein the input terminal of the first column is further coupled to an output terminal of a second multiplexer, the second multiplexer having a control terminal for selecting from among second multiplexer signals for propagation to the input terminal of the first column, a first input terminal for receiving test data from an input pad and a second input terminal for receiving test data from the output terminal of a third column of logic cells.
Claim 8
Dependent Claim
69 words
The circuit according to claim 1, wherein the output terminal of the second column of logic cells is connected to an input terminal of a second multiplexer, the output terminal of the second multiplexer forming the input terminal to a third column of logic cells, the second multiplexer being programmable to add the third column of logic cells to the scan chain formed by the first and second columns.
Claim 9
Dependent Claim
46 words
A circuit for the scan chain testing of logic cells as in claim 1 in which the circuit is formed on an integrated circuit chip, and the first multiplexer has another first multiplexer input terminal which is coupled to a pad on the integrated circuit chip.
Claim 10
Independent Claim
125 words
A method for the scan chain testing of logic cells in a circuit comprising a plurality of columns of serially linked logic cells, the method comprising the steps of: outputting test data from a first column of logic cells; inputting the test data to a multiplexer having a plurality of input terminals, one input terminal of which is coupled to an output terminal of the first column, and having a controller for selecting from among the plurality of multiplexer input terminals for propagation of a selected input signal to a multiplexer output terminal; signaling the controller to select the test data for propagation to the multiplexer output terminal; and propagating the test data from the multiplexer output terminal to a second column of logic cells.
Claim 11
Independent Claim
125 words
A method for the scan chain testing of logic cells in a circuit comprising a plurality of columns of serially linked logic cells, the method comprising the steps of: outputting test data from a first column of logic cells; inputting the test data to a multiplexer having a plurality of input terminals, one input terminal of which is coupled to an output terminal of the first column, and having a controller for selecting from among the plurality of multiplexer input terminals for propagation of a selected input signal to a multiplexer output terminal; signaling the controller to select the test data for propagation to the multiplexer output terminal; and propagating the test data from the multiplexer output terminal to a second column of logic cells.
Claim 12
Dependent Claim
22 words
The method according to claim 9 further comprising a first step of inputting test data into the first column of logic cells.
Claim 13
Dependent Claim
44 words
The method according to claim 9 wherein the step of outputting test data from a first column of logic cells utilizes a wrapping signal line to transmit test data from the output terminal of the first column to one input terminal of the multiplexer.
Claim 14
Dependent Claim
15 words
The method according to claim 11 wherein the wrapping signal line includes a signal driver.
Claim 15
Dependent Claim
12 words
The method according to claim 9 wherein the controller is programmably signaled.
References Cited (Backward Citations)
US4124899A
Cited
US4124899B1
Cited
USRE34363E
Cited
US4870302A
Cited
US4706216A
Cited
US4931671A
Cited
US4750155A
Cited
US4821233A
Cited
US5148390A
Cited
US4758745A
Cited
US4758745B1
Cited
US5243238A
Cited
US5260881A
Cited
US5267187A
Cited
US5198705A
Cited
US5280202A
Cited
US5384499A
Cited
US5221865A
Cited
WO1993005577A1
Cited
US5376844A
Cited
US5260611A
Cited
US5347519A
Cited
US5258668A
Cited
US5394034A
Cited
US5341044A
Cited
US5394031A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-27 | 2000-02-26 | 2000-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-27 | 2004-02-26 | 2004-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-27 | 2008-02-26 | 2008-08-27 | $7700.00 | Window Closed / Lapsed |