US5543343A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method fabricating an integrated circuit
Assignee: STMicroelectronics lnc USA
•
Filing: 1993-12-22
•
Granted: 1996-08-06
•
Expires: 2013-12-22
Abstract
Abstract A method is provided for forming a planar surface of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A gate oxide layer is formed over a silicon substrate. A first polysilicon layer is formed over the gate oxide layer and a nitride layer is formed over the first polysilicon layer. The first polysilicon and nitride layers are then patterned and etched to form an opening which exposes a portion of the gate oxide layer. An oxidation step is then performed to form a field oxide region in the opening. The field oxide region is formed to a thickness having an upper surface substantially planar with an upper surface of the first polysilicon layer. The nitride layer is then removed and the gate oxide and first polysilicon layers are patterned and etched to form a gate electrode and an interconnect. A silicide or other conductive layer, such as a second polysilicon layer, may be formed over the remaining first polysilicon regions and a portion of the field oxide layer to connect the gate and interconnect since the upper surface of the first polysilicon layer is substantially planar with the upper surface of the field oxide region and does not cross over the field oxide region.
Inventors
- 👤 Frank R. Bryant
- 👤 Robert L. Hodges
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 17:02
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/681; H10D64/685; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01338; H10D64/01344; H10D64/693; H10P; H10P14/00; H10P14/60; H10P14/61; H10P14/63; H10P14/6326; H10P14/6328; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; H10W10/10; H10W10/13
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
158 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate; forming a first polysilicon layer over the gate oxide; forming a first nitride layer over the first polysilicon layer; patterning and etching the first nitride and first polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; growing a field oxide region in the opening and in a portion of the silicon substrate in the opening to a thickness wherein a central portion of the upper surface of the field oxide region is substantially planar with an upper surface of the first polysilicon layer; removing the first nitride layer; and patterning and etching the first polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the central portion of the upper surface of the field oxide region.
Claim 2
Independent Claim
158 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate; forming a first polysilicon layer over the gate oxide; forming a first nitride layer over the first polysilicon layer; patterning and etching the first nitride and first polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; growing a field oxide region in the opening and in a portion of the silicon substrate in the opening to a thickness wherein a central portion of the upper surface of the field oxide region is substantially planar with an upper surface of the first polysilicon layer; removing the first nitride layer; and patterning and etching the first polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the central portion of the upper surface of the field oxide region.
Claim 3
Dependent Claim
25 words
The method of claim 1, further comprising the step of: removing the gate oxide layer in the opening before the field oxide region is formed.
Claim 4
Dependent Claim
44 words
The method of claim 1, wherein during the formation of the field oxide region, traces of nitride are formed along a field oxide/substrate interface and wherein the traces of nitride remain along the interface under the interconnect after the gate and interconnect are formed.
Claim 5
Dependent Claim
36 words
The method of claim 1, further comprising the step of: doping an upper surface of the silicon substrate in the opening with a dopant to form a channel stop before the field oxide region is formed.
Claim 6
Dependent Claim
12 words
The method of claim 4, wherein the dopant comprises a P-type dopant.
Claim 7
Dependent Claim
11 words
The method of claim 4, wherein the P-type dopant comprises boron.
Claim 8
Dependent Claim
19 words
The method of claim 1, further comprising the step of: depositing an N-type dopant into the first polysilicon layer.
Claim 9
Dependent Claim
11 words
The method of claim 7, wherein the N-type dopant comprises phosphorous.
Claim 10
Dependent Claim
31 words
The method of claim 1, further comprising the step of: depositing a P-type dopant into first selected regions of the silicon substrate to adjust the conductivity of the first selected regions.
Claim 11
Dependent Claim
32 words
The method of claim 9, further comprising the step of: depositing a P-type dopant into second selected regions of the silicon substrate to further adjust the conductivity of the second selected regions.
Claim 12
Dependent Claim
11 words
The method of claim 10, wherein the P-type dopant comprises boron.
Claim 13
Dependent Claim
30 words
The method of claim 1, further comprising the step of: forming a refractory metal silicide layer over the gate electrode, the interconnect and a portion of the field oxide region.
Claim 14
Dependent Claim
35 words
The method of claim 12, wherein the refractory metal silicide is formed from a refractory metal and silicon, and wherein the refractory metal is selected from the group consisting of titanium, tantalum, cobalt and nickel.
Claim 15
Dependent Claim
18 words
The method of claim 1, wherein the gate oxide layer has a thickness of between approximately 20-300 angstroms.
Claim 16
Dependent Claim
43 words
The method of claim 1, wherein the gate oxide layer is a composite layer comprising a second thin nitride layer over an oxide layer, and wherein the second nitride layer is formed over the oxide layer to a depth of approximately 10-200 angstroms.
Claim 17
Dependent Claim
49 words
The method of claim 15, wherein the gate oxide layer is a composite layer comprising a seal oxide layer disposed over the second thin nitride layer, and wherein the seal oxide layer is thermally grown over the second nitride layer to a depth of approximately 10 to 30 angstroms.
Claim 18
Dependent Claim
31 words
The method of claim 1, further comprising the step of: forming a nitride sidewall on at least the first polysilicon layer in the opening before the field oxide region is formed.
Claim 19
Dependent Claim
18 words
The method of claim 1, wherein the first polysilicon layer has a thickness of between approximately 100-2000 angstroms.
Claim 20
Dependent Claim
18 words
The method of claim 1, wherein the first nitride layer has a thickness of between approximately 800-3000 angstroms.
Claim 21
Dependent Claim
18 words
The method of claim 1, wherein the field oxide region has a thickness of between approximately 2000-7000 angstroms.
Claim 22
Dependent Claim
43 words
The method of claim 1, further comprising the step of: forming a second polysilicon layer over the first polysilicon layer before the gate electrode and interconnect are etched wherein the second polysilicon layer is disposed over a portion of the field oxide region.
Claim 23
Dependent Claim
19 words
The method of claim 21, further comprising the step of: forming a silicide layer over the second polysilicon layer.
Claim 24
Dependent Claim
15 words
The method of claim 1, wherein the field oxide is formed by wet thermal oxidation.
Claim 25
Dependent Claim
14 words
The method of claim 1, wherein the field oxide is formed by dry oxidation.
Claim 26
Dependent Claim
16 words
The method of claim 24, wherein the dry oxidation is performed at greater than atmospheric pressure.
Claim 27
Independent Claim
184 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate wherein the gate oxide layer is a composite layer comprising a first nitride covering layer over an oxide layer, and wherein the first nitride covering layer is formed over the oxide layer to a depth of approximately 10-200 angstroms; forming a polysilicon layer over the gate oxide; forming a second nitride layer over the polysilicon layer; patterning and etching the second nitride and polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; forming a field oxide region in the opening and in a portion of the silicon substrate in the opening to a depth wherein an upper surface of the field oxide region is substantially planar with an upper surface of the polysilicon layer; removing the second nitride layer; and patterning and etching the polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the upper surface of the field oxide region.
Claim 28
Independent Claim
184 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate wherein the gate oxide layer is a composite layer comprising a first nitride covering layer over an oxide layer, and wherein the first nitride covering layer is formed over the oxide layer to a depth of approximately 10-200 angstroms; forming a polysilicon layer over the gate oxide; forming a second nitride layer over the polysilicon layer; patterning and etching the second nitride and polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; forming a field oxide region in the opening and in a portion of the silicon substrate in the opening to a depth wherein an upper surface of the field oxide region is substantially planar with an upper surface of the polysilicon layer; removing the second nitride layer; and patterning and etching the polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the upper surface of the field oxide region.
Claim 29
Dependent Claim
49 words
The method of claim 26, wherein the gate oxide layer is a composite layer comprising a seal oxide layer disposed over the first nitride covering layer, and wherein the seal oxide layer is thermally grown over the first nitride layer to a depth of approximately 10 to 30 angstroms.
Claim 30
Independent Claim
197 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate wherein the gate oxide layer is a composite layer comprising a first nitride covering layer over an oxide layer, and wherein the first nitride covering layer is formed over the oxide layer to a depth of approximately 10-200 angstroms; forming a polysilicon layer over the gate oxide; forming a second nitride layer over the polysilicon layer; patterning and etching the second nitride and polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; forming a nitride sidewall on at least the polysilicon layer in the opening; forming a field oxide region in the opening and in a portion of the silicon substrate in the opening to a depth wherein an upper surface of the field oxide region is substantially planar with an upper surface of the polysilicon layer; removing the second nitride layer; and patterning and etching the polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the upper surface of the field oxide region.
Claim 31
Independent Claim
197 words
A method of forming a semiconductor integrated circuit; comprising the steps of: forming a gate oxide layer over a silicon substrate wherein the gate oxide layer is a composite layer comprising a first nitride covering layer over an oxide layer, and wherein the first nitride covering layer is formed over the oxide layer to a depth of approximately 10-200 angstroms; forming a polysilicon layer over the gate oxide; forming a second nitride layer over the polysilicon layer; patterning and etching the second nitride and polysilicon layers to form an opening therethrough exposing a portion of the gate oxide layer; forming a nitride sidewall on at least the polysilicon layer in the opening; forming a field oxide region in the opening and in a portion of the silicon substrate in the opening to a depth wherein an upper surface of the field oxide region is substantially planar with an upper surface of the polysilicon layer; removing the second nitride layer; and patterning and etching the polysilicon layer and gate oxide layer to form a gate electrode and interconnect wherein the gate electrode and interconnect's upper surface remains substantially planar with the upper surface of the field oxide region.
References Cited (Backward Citations)
US4026740A
Cited
US4160987A
Cited
US4553314B1
Cited
US4553314A
Cited
US4266985A
Cited
JPS5890778A
Cited
US4508757A
Cited
US4407696A
Cited
US4551910A
Cited
JPS63289820A
Cited
JPS6414926A
Cited
JPH01205553A
Cited
US5264724A
Cited
US5151381A
Cited
US5192707A
Cited
US5210056A
Cited
US5260229A
Cited
US5310692A
Cited
US5258333A
Cited
US5296411A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-08-06 | 2000-02-05 | 2000-08-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-08-06 | 2004-02-05 | 2004-08-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-08-06 | 2008-02-05 | 2008-08-06 | $7700.00 | Window Closed / Lapsed |