← Back to Patent Explorer
US5260229A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming isolated regions of oxide

Assignee: STMicroelectronics lnc USA
•
Filing: 1991-08-30
•
Granted: 1993-11-09
•
Expires: 2011-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided for forming isolated regions of oxide of an integrated circuit, and an integrated circuit formed according to the same. A pad oxide layer is formed over a portion of a substrate. A first silicon nitride layer is formed over the pad oxide layer. A polysilicon buffer layer is then formed over the first silicon nitride layer. A second silicon nitride layer is formed over the polysilicon layer. A photoresist layer is formed and patterned over the second silicon nitride layer. An opening is etched through the second silicon nitride layer and the polysilicon buffer layer to expose a portion of the first silicon nitride layer. A third silicon nitride region is then formed on at least the polysilicon buffer layer exposed in the opening. The first silicon nitride layer is etched in the opening. A field oxide region is then formed in the opening.

Inventors

  • 👤 Robert L. Hodges
  • 👤 Frank R. Bryant
  • 👤 Fusen E. Chen
  • 👤 Che-Chia Wei

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 02:14
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10P; H10P14/00; H10P14/60; H10P14/61; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 155 words
A method of forming isolated regions of oxide on an integrated circuit, comprising the steps of: forming a pad oxide layer over a portion of a substrate; forming a first silicon nitride layer over the pad oxide layer, wherein the first silicon nitride layer has a first thickness thin enough to prevent stress to the substrate; forming a polysilicon buffer layer over the first silicon nitride layer; forming a second silicon nitride layer over the polysilicon buffer layer, wherein the second silicon nitride layer has a second thickness substantially thicker than the first thickness; forming and patterning a photoresist layer over the second silicon nitride layer; etching an opening through the second silicon nitride layer and polysilicon buffer layer to expose a portion of the first silicon nitride layer; forming a third silicon nitride region on at least the polysilicon buffer layer exposed in the opening; and, forming a field oxide region in the opening.
Claim 2
Independent Claim 155 words
A method of forming isolated regions of oxide on an integrated circuit, comprising the steps of: forming a pad oxide layer over a portion of a substrate; forming a first silicon nitride layer over the pad oxide layer, wherein the first silicon nitride layer has a first thickness thin enough to prevent stress to the substrate; forming a polysilicon buffer layer over the first silicon nitride layer; forming a second silicon nitride layer over the polysilicon buffer layer, wherein the second silicon nitride layer has a second thickness substantially thicker than the first thickness; forming and patterning a photoresist layer over the second silicon nitride layer; etching an opening through the second silicon nitride layer and polysilicon buffer layer to expose a portion of the first silicon nitride layer; forming a third silicon nitride region on at least the polysilicon buffer layer exposed in the opening; and, forming a field oxide region in the opening.
Claim 3
Dependent Claim 20 words
The method of claim 1, wherein the thickness of the pad oxide layer is between approximately 10 to 300 angstroms.
Claim 4
Dependent Claim 21 words
The method of claim 1, wherein the first silicon nitride layer has a thickness of between approximately 10 to 200 angstroms.
Claim 5
Dependent Claim 17 words
The method of claim 3, wherein the first silicon nitride layer is formed by chemical vapor deposition.
Claim 6
Dependent Claim 26 words
The method of claim 3, wherein the first silicon nitride layer is formed by rapid thermal nitridation of an upper portion of the pad oxide layer.
Claim 7
Dependent Claim 17 words
The method of claim 1, wherein the polysilicon buffer layer is between approximately 50 to 1000 angstroms.
Claim 8
Dependent Claim 21 words
The method of claim 1, wherein the thickness of the second silicon nitride layer is between approximately 500 to 3000 angstroms.
Claim 9
Dependent Claim 17 words
The method of claim 1, wherein the second silicon nitride layer is formed by chemical vapor deposition.
Claim 10
Dependent Claim 34 words
The method of claim 1, wherein the third silicon nitride region is formed by depositing between approximately 30 to 100 angstroms of silicon nitride over the second silicon nitride layer and in the opening.
Claim 11
Dependent Claim 26 words
The method of claim 1, wherein the third silicon nitride region is formed by rapid thermal nitridation of the polysilicon buffer layer exposed in the opening.
Claim 12
Dependent Claim 57 words
The method of claim 1, further comprising the step of: etching the first silicon nitride layer during the etching the opening step exposing the pad oxide layer in the opening, and wherein the third silicon nitride region is formed by rapid thermal nitridation of the polysilicon buffer layer and the pad oxide layer exposed in the opening.
Claim 13
Dependent Claim 58 words
The method of claim 1, further comprising the step of: etching the first silicon nitride layer and the pad oxide layer during the etching the opening step exposing the substrate in the opening, and wherein the third silicon nitride region is formed by rapid thermal nitridation of the polysilicon buffer layer and the substrate exposed in the opening.
Claim 14
Dependent Claim 20 words
The method of claim 1, wherein the thickness of the field oxide region is between approximately 2000 to 8000 angstroms.

References Cited (Backward Citations)

JPS5965445A Cited
JPS59161837A Cited
US4755477A Cited
JPS63293850A Cited
JPH0210836A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-11-08 1997-05-10 1997-11-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-11-08 2001-05-10 2001-11-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-11-08 2005-05-10 2005-11-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag