US5485103A — Programmable logic array with local and global co…

Claim 1

Independent Claim 333 words

A programmable logic array integrated circuit comprising: a plurality of logic modules, each of which has a plurality of inputs and at least one output for producing as said output a programmable logical function of said inputs, said logic modules being grouped in a plurality of logic array blocks, said blocks being disposed on said circuit in a two dimensional array including intersecting rows and columns of said blocks; a plurality of first conductors adjacent to each of said logic array blocks, the first conductors adjacent to each block being adjacent to the logic modules within said block for selectively applying the outputs of the logic modules in each block to the inputs of any of the logic modules in that block; a plurality of second conductors extending substantially parallel to a first dimension of said array, said second conductors being grouped in a plurality of groups, each of which is adjacent to a respective one of said rows of blocks, each second conductor in each of said groups of second conductors extending continuously past substantially all of the blocks in the adjacent row; means for selectively applying the outputs of the logic modules in a row to the second conductors in the group adjacent to said row; means for selectively applying the signals on the second conductors in each group to the inputs of the logic modules in the row adjacent to said group; a plurality of third conductors extending substantially parallel to a second dimension of said array, said third conductors being grouped in a plurality of groups, each of which is adjacent to a respective one of said columns of blocks, each third conductor in each of said groups of third conductors extending continuously past substantially all of the blocks in the adjacent column; means for selectively applying the outputs of the; logic modules in each column to the third conductors in the group adjacent to said column; and means for selectively connecting said third conductors to said second conductors.

Claim 2

Dependent Claim 333 words

A programmable logic array integrated circuit comprising: a plurality of logic modules, each of which has a plurality of inputs and at least one output for producing as said output a programmable logical function of said inputs, said logic modules being grouped in a plurality of logic array blocks, said blocks being disposed on said circuit in a two dimensional array including intersecting rows and columns of said blocks; a plurality of first conductors adjacent to each of said logic array blocks, the first conductors adjacent to each block being adjacent to the logic modules within said block for selectively applying the outputs of the logic modules in each block to the inputs of any of the logic modules in that block; a plurality of second conductors extending substantially parallel to a first dimension of said array, said second conductors being grouped in a plurality of groups, each of which is adjacent to a respective one of said rows of blocks, each second conductor in each of said groups of second conductors extending continuously past substantially all of the blocks in the adjacent row; means for selectively applying the outputs of the logic modules in a row to the second conductors in the group adjacent to said row; means for selectively applying the signals on the second conductors in each group to the inputs of the logic modules in the row adjacent to said group; a plurality of third conductors extending substantially parallel to a second dimension of said array, said third conductors being grouped in a plurality of groups, each of which is adjacent to a respective one of said columns of blocks, each third conductor in each of said groups of third conductors extending continuously past substantially all of the blocks in the adjacent column; means for selectively applying the outputs of the; logic modules in each column to the third conductors in the group adjacent to said column; and means for selectively connecting said third conductors to said second conductors.

Claim 3

Dependent Claim 93 words

The circuit defined in claim 1 wherein each of said logic modules comprises: look up table means having a plurality of programmable stored values, each of which is a possible value of said output that can be provided in response to a respective one of the possible combinations of said inputs to said logic module; and means responsive to said inputs to said logic module for producing as said output from said logic module the stored value that corresponds to the respective combination of said inputs currently being applied to said logic module.

Claim 4

Dependent Claim 23 words

The circuit defined in claim 1 wherein each of said logic modules comprises: flip-flop means for registering said output of said logic module.

Claim 5

Dependent Claim 62 words

The circuit defined in claim 1 wherein said means for selectively applying the outputs of the logic modules in a row to the second conductors in the group adjacent to said row comprises: tri-state driver means connected between the output of each logic module in said row and a respective one of the second conductors in the group adjacent to said row.

Claim 6

Dependent Claim 105 words

The circuit defined in claim 1 further comprising: means for applying the output of each of the logic modules in a block to a respective one of the first conductors adjacent to that block; a programmable logic connector connected between a plurality of said first conductors adjacent to each block and each input of the logic modules in that block; and programmable function control element means for controlling each programmable logic connector to select at least one of the first conductors connected to that programmable logic connector as a source for a signal applied to the logic module input connected to that programmable logic connector.

Claim 7

Dependent Claim 106 words

The circuit defined in claim 1 wherein said means for selectively applying the signals on the second conductors in each group to the inputs of the logic modules in the row adjacent to said group comprises: a programmable logic connector connected between a plurality of the second conductors in said group and each input of the logic modules in said row; and programmable function control element means for controlling each programmable logic connector to select at least one of the second conductors connected to that programmable logic connector as a source for a signal applied to the logic module input connected to that programmable logic connector.

Claim 8

Dependent Claim 35 words

The circuit defined in claim 6 wherein each programmable logic connector is connected between less than all of said second conductors in said group and the logic module in said row adjacent to said group.

Claim 9

Dependent Claim 62 words

The circuit defined in claim 1 wherein said means for selectively applying the outputs of the logic modules in a column to the third conductors in the group adjacent to said column comprises: tri-state driver means connected between the output of each logic module in said column and a respective one of the third conductors in the group adjacent to said column.

Claim 10

Dependent Claim 112 words

The circuit defined in claim 1 wherein said means for selectively connecting said third conductors to said second conductors comprises: a switch connected between (1) the output of each logic module and a third conductor in the group of third conductors adjacent to the column of blocks including that logic module, and (2) a second conductor in the group of second conductors adjacent to the row of blocks including that logic module; and programmable function control element means for controlling each switch to select either the logic module output or the third conductor connected to that switch as the source of the signal applied to the second conductor connected to that switch.

Claim 11

Dependent Claim 284 words

A programmable logic array integrated circuit comprising: a plurality of logic modules, each of which has a plurality of inputs and at least one output for producing as said output a programmable logical function of said inputs, said logic modules being grouped in a plurality of logic array blocks, said blocks being disposed on said circuit in a two dimensional array which includes intersecting rows and columns of said blocks; a plurality of first conductors adjacent to each of said blocks, the first conductors adjacent to each block being adjacent to the logic modules within said block for selectively applying the outputs of the logic modules in each block to the inputs of any of the logic modules in that block; a plurality of second conductors adjacent to each of said rows, each of said second conductors extending continuously past substantially all of the blocks in the row to which said second conductor is adjacent. a plurality of third conductors adjacent to each of said columns, each of said third conductors extending continuously past substantially all of the blocks in the column to which said third conductor is adjacent; first switch circuitry associated with each of said blocks for selectively applying the outputs of the logic modules in said block to selected ones of said second and third conductors that are respectively adjacent to the row and column that include said block; second switch circuity associated with each of said blocks for selectively applying signals on selected ones of said second conductors that are adjacent to the row that includes said block to the inputs of the logic modules in said block; and third switch circuitry for selectively interconnecting said second and third conductors.

Claim 12

Dependent Claim 284 words

A programmable logic array integrated circuit comprising: a plurality of logic modules, each of which has a plurality of inputs and at least one output for producing as said output a programmable logical function of said inputs, said logic modules being grouped in a plurality of logic array blocks, said blocks being disposed on said circuit in a two dimensional array which includes intersecting rows and columns of said blocks; a plurality of first conductors adjacent to each of said blocks, the first conductors adjacent to each block being adjacent to the logic modules within said block for selectively applying the outputs of the logic modules in each block to the inputs of any of the logic modules in that block; a plurality of second conductors adjacent to each of said rows, each of said second conductors extending continuously past substantially all of the blocks in the row to which said second conductor is adjacent. a plurality of third conductors adjacent to each of said columns, each of said third conductors extending continuously past substantially all of the blocks in the column to which said third conductor is adjacent; first switch circuitry associated with each of said blocks for selectively applying the outputs of the logic modules in said block to selected ones of said second and third conductors that are respectively adjacent to the row and column that include said block; second switch circuity associated with each of said blocks for selectively applying signals on selected ones of said second conductors that are adjacent to the row that includes said block to the inputs of the logic modules in said block; and third switch circuitry for selectively interconnecting said second and third conductors.

Claim 13

Dependent Claim 51 words

The circuit defined in claim 10 wherein each of said logic modules comprises: look up table circuitry having a plurality of programmable stored signal values, each of which is retrieved by said look up table circuitry in response to a predetermined combination of values of the inputs to said logic module.

Claim 14

Dependent Claim 29 words

The circuit defined in claim 11 wherein each of said logic modules further comprises: a register circuit for selectively registering signal values retrieved by said look up table circuitry.

Claim 15

Dependent Claim 64 words

The circuit defined in claim 12 where each of said logic modules further comprises: fourth switch circuitry associated with each of said logic modules for selecting either the signal values retrieved by said look up table circuitry of said logic module or the signal values registered by said register circuit of said logic module as a determinant of the output of said logic module.

Claim 16

Dependent Claim 44 words

The circuit defined in claim 10 wherein said first switch circuitry associated with each of said blocks comprises: a tri-state driver connected between the output of each logic module in said block and a second conductor adjacent to the row that includes said block.

Claim 17

Dependent Claim 44 words

The circuit defined in claim 10 wherein said first switch circuitry associated with each of said blocks comprises: a tri-state driver connected between the output of each logic module in said block and a third conductor adjacent to the column that includes said block.

Claim 18

Dependent Claim 114 words

The circuit defined in claim 10 wherein the output of each logic module in each block is applied to a respective one of said first conductors that are adjacent to said block, and wherein said first conductors adjacent to each block include a plurality of programmable logic connectors, each of which is associated with a respective one of the inputs of the logic modules in said block, each of said logic connectors having a plurality of inputs respectively connected to said first conductors adjacent to said block, an output connected to the associated logic module input, and selection circuitry for connecting any input of said logic connector to said output of said logic connector.

Claim 19

Dependent Claim 32 words

The circuit defined in claim 16 wherein said inputs of each of said logic connectors include additional inputs respectively connected to said second conductors adjacent to the row that includes said block.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1999-01-15	1999-07-17	2000-01-16	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2003-01-15	2003-07-17	2004-01-16	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2007-01-15	2007-07-17	2008-01-16	$7700.00	Window Closed / Lapsed

Programmable logic array with local and global conductors

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag