US5387540A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming trench isolation structure in an integrated circuit
Assignee: NXP USA Inc
•
Filing: 1993-09-30
•
Granted: 1995-02-07
•
Expires: 2013-09-30
Abstract
Abstract The reliability of integrated circuits fabricated with trench isolation is improved by increasing the thickness of the gate dielectric overlying the trench corner. After the trench isolation region (40, 56) has been formed a thin layer of silicon dioxide (44) is chemically vapor deposited over the trench isolation region (44) and the adjacent active region (23). A transistor gate electrode (46) is subsequently formed over the thin layer of silicon dioxide (44). The thin layer of silicon dioxide (44) increases the thickness of the gate dielectric that lies between the transistor gate electrode (46) and the trench corner, and therefore the breakdown voltage of the gate dielectric at the trench corner is increased.
Inventors
- 👤 Stephen S. Poon
- 👤 Hsing-Huang Tseng
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:25
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/041; H10W10/10; H10W10/17; H10W10/40; Y; Y10; Y10S; Y10S148/00; Y10S148/05
Claims Analysis
Total Claims: 43
Claim 1
Independent Claim
134 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a trench isolation region and an active region formed therein, the trench isolation region abutting the active region to form a trench corner; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; forming a second dielectric layer overlying the trench corner, wherein the first dielectric layer and the second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 2
Independent Claim
134 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a trench isolation region and an active region formed therein, the trench isolation region abutting the active region to form a trench corner; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; forming a second dielectric layer overlying the trench corner, wherein the first dielectric layer and the second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 3
Dependent Claim
29 words
The method of claim 1, wherein the step of forming the second dielectric layer comprises depositing a material selected from a group consisting of silicon dioxide and silicon oxynitride.
Claim 4
Dependent Claim
20 words
The method of claim 1, wherein the step of forming the second dielectric layer comprises chemically vapor depositing silicon dioxide.
Claim 5
Dependent Claim
38 words
The method of claim 1, wherein the step of forming the transistor gate electrode comprises forming the transistor gate electrode with at least one material selected from a group consisting of polysilicon, metals, metal silicides, and metal nitrides.
Claim 6
Independent Claim
195 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench in a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting with the major surface to form a trench corner; forming a trench liner of dielectric material adjacent to the trench sidewall and the trench bottom; forming a trench plug adjacent the trench liner, the trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; forming a second dielectric layer overlying the trench corner, wherein the first dielectric layer and the second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 7
Independent Claim
195 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench in a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting with the major surface to form a trench corner; forming a trench liner of dielectric material adjacent to the trench sidewall and the trench bottom; forming a trench plug adjacent the trench liner, the trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; forming a second dielectric layer overlying the trench corner, wherein the first dielectric layer and the second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 8
Dependent Claim
47 words
The method of claim 5, wherein the step of forming the trench plug comprises: depositing a trench fill material, the trench fill material overlying the trench liner and substantially filling the trench; and selectively removing a portion of the trench fill material to form the trench plug.
Claim 9
Dependent Claim
32 words
The method of claim 6, wherein the step of depositing the trench fill material comprises depositing at least one material selected from a group consisting of silicon dioxide, germanium oxide, and polysilicon.
Claim 10
Dependent Claim
18 words
The method of claim 6, wherein the step of depositing the trench fill material comprises depositing silicon dioxide.
Claim 11
Dependent Claim
24 words
The method of claim 6, wherein the step of selectively removing the portion of the trench fill material comprises polishing the trench fill material.
Claim 12
Dependent Claim
25 words
The method of claim 6, wherein the step of selectively removing the portion of the trench fill material comprises plasma etching the trench fill material.
Claim 13
Dependent Claim
29 words
The method of claim 5, wherein the step of forming the second dielectric layer comprises depositing a material selected from a group consisting of silicon dioxide and silicon oxynitride.
Claim 14
Dependent Claim
20 words
The method of claim 5, wherein the step of forming the second dielectric layer comprises chemically vapor depositing silicon dioxide.
Claim 15
Dependent Claim
36 words
The method of claim 5, wherein the step of forming the trench liner comprises forming the trench liner with at least one material selected from the group consisting of silicon dioxide, silicon oxynitride, and silicon nitride.
Claim 16
Dependent Claim
31 words
The method of claim 5, wherein the step of forming the trench liner comprises thermally oxidizing the trench sidewall and the trench bottom to form a layer of thermal silicon dioxide.
Claim 17
Dependent Claim
46 words
The method of claim 5, wherein the step of forming the trench liner comprises: thermally oxidizing the trench sidewall and the trench bottom to form a layer of thermal silicon dioxide; and depositing a layer of silicon nitride adjacent to the layer of thermal silicon dioxide.
Claim 18
Dependent Claim
38 words
The method of claim 5, wherein the step of forming the transistor gate electrode comprises forming the transistor gate electrode with at least one material selected from a group consisting of polysilicon, metals, metal silicides, and metal nitrides.
Claim 19
Dependent Claim
20 words
The method of claim 5, further comprising the step of forming a channel stop region adjacent to the trench bottom.
Claim 20
Independent Claim
202 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench within a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting the major surface to from a trench corner; forming a silicon dioxide layer adjacent to the trench sidewall and the trench bottom; forming a silicon nitride layer adjacent to the silicon dioxide layer; forming a dielectric trench plug adjacent the silicon nitride layer, the dielectric trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; depositing a second dielectric layer overlying the trench corner, wherein the first and second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 21
Independent Claim
202 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench within a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting the major surface to from a trench corner; forming a silicon dioxide layer adjacent to the trench sidewall and the trench bottom; forming a silicon nitride layer adjacent to the silicon dioxide layer; forming a dielectric trench plug adjacent the silicon nitride layer, the dielectric trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; depositing a second dielectric layer overlying the trench corner, wherein the first and second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the transistor gate electrode.
Claim 22
Dependent Claim
50 words
The method of claim 18, wherein the step of forming the dielectric trench plug comprises: depositing a trench fill material, the trench fill material overlying the silicon nitride layer and substantially filling the trench; and selectively removing a portion of the trench fill material to form the dielectric trench plug.
Claim 23
Dependent Claim
31 words
The method of claim 19, wherein the step of depositing the trench fill material comprises depositing at least one material selected from a group consisting of silicon dioxide and germanium oxide.
Claim 24
Dependent Claim
24 words
The method of claim 19, wherein the step of selectively removing the portion of the trench fill material comprises polishing the trench fill material.
Claim 25
Dependent Claim
29 words
The method of claim 19, wherein the step of forming the second dielectric layer comprises depositing a material selected from a group consisting of silicon dioxide and silicon oxynitride.
Claim 26
Dependent Claim
20 words
The method of claim 19, wherein the step of forming the second dielectric layer comprises chemically vapor depositing silicon dioxide.
Claim 27
Dependent Claim
35 words
The method of claim 19, wherein the step of forming the silicon dioxide layer is further characterized as thermally oxidizing the trench sidewall and the trench bottom to form a layer of thermal silicon dioxide.
Claim 28
Dependent Claim
39 words
The method of claim 19, wherein the step of forming the first dielectric layer is further characterized as thermally oxidizing the major surface of the semiconductor substrate to form a layer of thermal silicon dioxide overlying the active region.
Claim 29
Dependent Claim
28 words
The method of claim 19, wherein the step of forming the first dielectric layer is further characterized as forming a layer of silicon oxynitride overlying the active region.
Claim 30
Independent Claim
190 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench within a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting the major surface to from a trench corner; forming a silicon dioxide layer adjacent to the trench sidewall and the trench bottom; forming a dielectric trench plug adjacent the silicon dioxide layer, the dielectric trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; depositing a second dielectric layer overlying the trench corner, wherein the first and second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the-transistor gate electrode.
Claim 31
Independent Claim
190 words
A method for forming a trench isolation structure in an integrated circuit comprising the steps of: providing a semiconductor substrate, the semiconductor substrate having a major surface; forming a trench within a first portion of the semiconductor substrate, wherein the trench defines an active region in a second portion of the semiconductor substrate, the trench having a trench sidewall and a trench bottom, the trench sidewall intersecting the major surface to from a trench corner; forming a silicon dioxide layer adjacent to the trench sidewall and the trench bottom; forming a dielectric trench plug adjacent the silicon dioxide layer, the dielectric trench plug substantially filling the trench; forming a first dielectric layer overlying the active region, wherein the first dielectric layer is formed only on the active region and abuts the trench corner; depositing a second dielectric layer overlying the trench corner, wherein the first and second dielectric layer form a gate dielectric layer, the gate dielectric layer having a thickness of less than 20 nanometers; and forming a transistor gate electrode overlying the trench corner, wherein the gate dielectric layer lies between the trench corner and the-transistor gate electrode.
Claim 32
Dependent Claim
50 words
The method of claim 27, wherein the step of forming the dielectric trench plug comprises: depositing a trench fill material, the trench fill material overlying the silicon dioxide layer and substantially filling the trench; and selectively removing a portion of the trench fill material to form the dielectric trench plug.
Claim 33
Dependent Claim
31 words
The method of claim 28, wherein the step of depositing the trench fill material comprises depositing at least one material selected from a group consisting of silicon dioxide and germanium oxide.
Claim 34
Dependent Claim
24 words
The method of claim 28, wherein the step of selectively removing the portion of the trench fill material comprises polishing the trench fill material.
Claim 35
Dependent Claim
29 words
The method of claim 27, wherein the step of forming the second dielectric layer comprises depositing a material selected from a group consisting of silicon dioxide and silicon oxynitride.
Claim 36
Dependent Claim
20 words
The method of claim 27, wherein the step of forming the second dielectric layer comprises chemically vapor depositing silicon dioxide.
Claim 37
Dependent Claim
35 words
The method of claim 27, wherein the step of forming the silicon dioxide layer is further characterized as thermally oxidizing the trench sidewall and the trench bottom to form a layer of thermal silicon dioxide.
Claim 38
Dependent Claim
39 words
The method of claim 27, wherein the step of forming the first dielectric layer is further characterized as thermally oxidizing the major surface of the semiconductor substrate to form a layer of thermal silicon dioxide overlying the active region.
Claim 39
Dependent Claim
28 words
The method of claim 27, wherein the step of forming the first dielectric layer is further characterized as forming a layer of silicon oxynitride overlying the active region.
Claim 40
Dependent Claim
39 words
The method of claim 5, wherein the step of forming the first dielectric layer is further characterized as thermally oxidizing the major surface of the semiconductor substrate to form a layer of thermal silicon dioxide overlying the active region.
Claim 41
Dependent Claim
28 words
The method of claim 5, wherein the step of forming the first dielectric layer is further characterized as forming a layer of silicon oxynitride overlying the active region.
Claim 42
Dependent Claim
39 words
The method of claim 1, wherein the step of forming the first dielectric layer is further characterized as thermally oxidizing the major surface of the semiconductor substrate to form a layer of thermal silicon dioxide overlying the active region.
Claim 43
Dependent Claim
28 words
The method of claim 1, wherein the step of forming the first dielectric layer is further characterized as forming a layer of silicon oxynitride overlying the active region.
References Cited (Backward Citations)
US3793090A
Cited
JPS5817673A
Cited
JPS5846647A
Cited
JPS6015192A
Cited
JPS60154638A
Cited
US4689656A
Cited
US4656497A
Cited
US4717682A
Cited
JPS6388866A
Cited
JPS63185040A
Cited
US4839306A
Cited
US4956692A
Cited
US4980306A
Cited
US4851370A
Cited
US4847214A
Cited
US5160988A
Cited
JPH0254557A
Cited
US5099304A
Cited
US4900692A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-06 | 1998-08-08 | 1999-02-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-06 | 2002-08-08 | 2003-02-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-06 | 2006-08-08 | 2007-02-07 | $7700.00 | Window Closed / Lapsed |