US5378650A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and a manufacturing method thereof
Assignee: Renesas Electronics Corp
•
Filing: 1993-01-21
•
Granted: 1995-01-03
•
Expires: 2013-01-21
Abstract
Abstract A semiconductor device includes a semiconductor substrate having a main surface, an isolating insulator film formed on the main surface and having a substantially vertical side wall, a plurality of semiconductor element regions, which are separated from each other by the isolating insulator film, for forming semiconductor circuit elements therein, a first impurity region formed in the substrate to a predetermined depth from an interface between the isolating insulator film and the substrate by ion implantation, second impurity regions formed in the element regions simultaneously with the first impurity region by the ion implantation and located at a predetermined depth from the main surface, and a side wall insulator film formed by anisotropic etching on the vertical wall of the isolating insulator film.
Inventors
- 👤 Hiroshi Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 22:37
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0316; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6717; H10D30/6725; H10D30/6729; H10D30/673
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
163 words
A manufacturing method of a semiconductor device comprising the steps of: forming a first insulator film on a main surface of a semiconductor substrate; patterning said first insulator film to form an isolating insulator film having a substantially vertical side wall; effecting ion implantation for forming in said substrate a first impurity region to a predetermined depth from an interface between said isolating insulator film and said substrate and for forming second impurity regions located at a predetermined depth from said main surface in a plurality of semiconductor element regions separated from each other by said isolating insulator film and used for forming semiconductor circuit element therein, said second impurity regions being located so as to prevent punch-through of said semiconductor circuit elements; forming a second insulator film to cover said isolating insulator film and said main surface; and effecting anisotropic etching on said second insulator film to leave a sidewall insulator film on said vertical side wall of said isolating insulator film.
Claim 2
Dependent Claim
163 words
A manufacturing method of a semiconductor device comprising the steps of: forming a first insulator film on a main surface of a semiconductor substrate; patterning said first insulator film to form an isolating insulator film having a substantially vertical side wall; effecting ion implantation for forming in said substrate a first impurity region to a predetermined depth from an interface between said isolating insulator film and said substrate and for forming second impurity regions located at a predetermined depth from said main surface in a plurality of semiconductor element regions separated from each other by said isolating insulator film and used for forming semiconductor circuit element therein, said second impurity regions being located so as to prevent punch-through of said semiconductor circuit elements; forming a second insulator film to cover said isolating insulator film and said main surface; and effecting anisotropic etching on said second insulator film to leave a sidewall insulator film on said vertical side wall of said isolating insulator film.
Claim 3
Dependent Claim
43 words
A method according to claim 1, wherein said method further comprises the step of effecting ion implantation to form a third impurity region at a location shallower than said second impurity region in said substrate using said sidewall insulator film as a mask.
Claim 4
Dependent Claim
18 words
A method according to claim 2, wherein said third impurity region is separated from said first impurity region.
Claim 5
Dependent Claim
16 words
A method according to claim 1, wherein said first impurity region serves as a channel stopper.
Claim 6
Dependent Claim
21 words
A method according to claim 1, wherein said second impurity region serves to prevent punch-through FETs formed in said element regions.
Claim 7
Dependent Claim
17 words
A method according to claim 2, wherein said third impurity region serves as source/drain regions of FETs.
Claim 8
Dependent Claim
135 words
A manufacturing method of a semiconductor device comprising steps of: forming a first insulator film on a main surface of a semiconductor substrate; patterning said first insulator film to form an isolating insulator film having a substantially vertical sidewall; and during a common implantation to the substrate through the insulator film and to the substrate outside the insulator film, forming in said substrate a first impurity region to a first predetermined depth from an interface between said isolating insulator film and said substrate and forming second impurity regions located at a second predetermined depth from said main surface in a plurality of semiconductor element regions separated by said isolating insulator film and used for forming semiconductor circuit elements therein, said second impurity regions being located so as to prevent punch-through of said semiconductor circuit elements.
Claim 9
Dependent Claim
135 words
A manufacturing method of a semiconductor device comprising steps of: forming a first insulator film on a main surface of a semiconductor substrate; patterning said first insulator film to form an isolating insulator film having a substantially vertical sidewall; and during a common implantation to the substrate through the insulator film and to the substrate outside the insulator film, forming in said substrate a first impurity region to a first predetermined depth from an interface between said isolating insulator film and said substrate and forming second impurity regions located at a second predetermined depth from said main surface in a plurality of semiconductor element regions separated by said isolating insulator film and used for forming semiconductor circuit elements therein, said second impurity regions being located so as to prevent punch-through of said semiconductor circuit elements.
Claim 10
Dependent Claim
14 words
The method of claim 7, wherein said first insulator film is deposited by CVD.
Claim 11
Dependent Claim
21 words
The method of claim 7, wherein said first insulator film is formed by oxidizing the entire main surface of said substrate.
Claim 12
Dependent Claim
71 words
The method of claim 7, including forming a second insulator film to cover said isolating insulator film and said main surface, effecting anisotropic etching on said second insulator film to leave a sidewall insulator film on said vertical sidewall of said isolating insulator film, and implanting ions to form source/drain regions in said substrate at a depth less than said second predetermined depth using said sidewall insulator film as a mask.
Claim 13
Dependent Claim
45 words
The method of claim 1, wherein said third impurity region is formed so as to be separated from said first impurity region by a distance corresponding to a width of said sidewall insulator film in a direction parallel to said main surface of said substrate.
Claim 14
Dependent Claim
20 words
The method of claim 1, wherein said second impurity regions are formed beneath channel regions of the semiconductor circuit elements.
Claim 15
Dependent Claim
28 words
The method of claim 1, wherein each of said second impurity regions is formed so as to have a portion beneath and overlapping with said sidewall insulator film.
Claim 16
Dependent Claim
47 words
The method of claim 1, wherein said step of effecting ion implantation comprises the step of selecting a dose rate and an acceleration energy so as to provide the first impurity region serving as a channel stopper and to provide the second impurity region for preventing punch-through.
Claim 17
Dependent Claim
23 words
The method of claim 1, wherein said sidewall insulator film is formed so as to cover a word line of the semiconductor device.
Claim 18
Dependent Claim
46 words
The method of claim 7, wherein said step of common implantation comprises the step of selecting a dose rate and an acceleration energy so as to provide the first impurity region serving as a channel stopper and to provide the second impurity region for preventing punch-through.
Claim 19
Dependent Claim
20 words
The method of claim 7, wherein said second impurity regions are formed beneath channel regions of the semiconductor circuit elements.
Claim 20
Dependent Claim
28 words
The method of claim 10, wherein each of said second impurity regions is formed so as to have a portion beneath and overlapping with said sidewall insulator film.
Claim 21
Dependent Claim
39 words
The method of claim 10, wherein said source/drain regions are separated from said first impurity region by a distance corresponding to the width of said sidewall insulator film in a direction parallel to the main surface of said substrate.
Claim 22
Dependent Claim
23 words
The method of claim 10, wherein said sidewall insulator film is formed so as to cover a word line of the semiconductor device.
References Cited (Backward Citations)
US3387286A
Cited
JPS53129591A
Cited
US4282539A
Cited
US4560421A
Cited
JPS57196543A
Cited
US4644386A
Cited
US4514233A
Cited
US4494304A
Cited
US4682408A
Cited
US4873559A
Cited
US4702000A
Cited
JPS63144543A
Cited
US4829019A
Cited
EP0317257A2
Cited
US5004701A
Cited
US5023680A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-02 | 1998-07-04 | 1999-01-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-02 | 2002-07-04 | 2003-01-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-02 | 2006-07-04 | 2007-01-03 | $7700.00 | Window Closed / Lapsed |