← Back to Patent Explorer
US4494304A Expired / Lapsed US ⏱️ 0.0 years remaining

Forming chan-stops by selectively implanting impurity ions through field-oxide layer during later stage of MOS-device fabrication

Assignee: Oki Electric Industry Co Ltd
•
Filing: 1984-03-02
•
Granted: 1985-01-22
•
Expires: 2004-03-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A MOS type semiconductor device is manufactured by forming a polycrystalline silicon gate electrode in an active region of a semiconductor silicon substrate, forming diffused layers in the substrate, the diffused layers being of a conductivity type opposite to that of the substrate, forming a relatively thick oxide film on the polycrystalline silicon gate electrode, depositing on the oxide film, a silicon nitride film, another oxide film, and a resin film to a thickness smaller than that of the relatively thick oxide film, forming channel stop layers and exposing the polycrystalline silicon film on the diffused layers to form electrode.

Inventors

  • 👤 Kentaro Yoshioka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:59
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/258; H10D64/259; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/10

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 195 words
A method of manufacturing a MOS type semiconductor device comprising the steps of: forming a relatively thick oxide film on a semiconductor substrate; removing a portion of said oxide film to expose a portion of said semiconductor substrate which is used to form an active region; forming a polycrystalline silicon gate electrode on said exposed portion of said semiconductor substrate; forming diffused layers being of a conductivity type opposite to that of said semiconductor substrate in said exposed portion thereof; forming an oxide film on said polycrystalline silicon gate electrode; depositing a polycrystalline silicon film, a silicon nitride film and a resin film on said polycrystalline silicon gate electrode to form a flat surface such that the flat surface of the active region would lie at a level lower than an upper surface of said relatively thick oxide film; etching off said relatively thick oxide film to have a predetermined thickness by utilizing said polycrystalline silicon film, said silicon nitride film, and said resin film as a mask; implanting ions of an impurity into said semiconductor substrate to form channel stop layers; and exposing said polycrystalline silicon film on said diffused layers to form electrodes.
Claim 2
Independent Claim 195 words
A method of manufacturing a MOS type semiconductor device comprising the steps of: forming a relatively thick oxide film on a semiconductor substrate; removing a portion of said oxide film to expose a portion of said semiconductor substrate which is used to form an active region; forming a polycrystalline silicon gate electrode on said exposed portion of said semiconductor substrate; forming diffused layers being of a conductivity type opposite to that of said semiconductor substrate in said exposed portion thereof; forming an oxide film on said polycrystalline silicon gate electrode; depositing a polycrystalline silicon film, a silicon nitride film and a resin film on said polycrystalline silicon gate electrode to form a flat surface such that the flat surface of the active region would lie at a level lower than an upper surface of said relatively thick oxide film; etching off said relatively thick oxide film to have a predetermined thickness by utilizing said polycrystalline silicon film, said silicon nitride film, and said resin film as a mask; implanting ions of an impurity into said semiconductor substrate to form channel stop layers; and exposing said polycrystalline silicon film on said diffused layers to form electrodes.
Claim 3
Dependent Claim 14 words
The method according to claim 1 wherein said semiconductor substrate comprises P type silicon.
Claim 4
Dependent Claim 19 words
The method according to claim 1 wherein said relatively thick oxide film has a thickness of 0.5- 1 micron.
Claim 5
Dependent Claim 25 words
The method according to claim 1 wherein said diffused layers have N conductivity type and an impurity concentration of about 10 20 /cm 3 .
Claim 6
Dependent Claim 25 words
The method according to claim 1 which further comprises the step of forming oxide films on said diffused layers and said polycrystalline silicon gate electrode.
Claim 7
Dependent Claim 28 words
The method according to claim 5 wherein the oxide film on said polycrystalline silicon gate electrode is thicker than that of the oxide films on said diffused layers.
Claim 8
Dependent Claim 28 words
The method according to claim 1 wherein said polycrystalline silicon film contains an N type impurity at a concentration of from 10 20 -10 21 /cm 3 .

References Cited (Backward Citations)

US4140547A Cited
US4354309A Cited
US4441941A Cited
US4406049A Cited
US4366613A Cited
US4455193A Cited
US4444605A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-01-22 1988-07-23 1989-01-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-01-22 1992-07-23 1993-01-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-01-22 1996-07-23 1997-01-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag