Patent US5354716A successfully refreshed from Google Patents.
US5354716A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a DRAM memory cell with tapered capacitor electrodes
Assignee: NEC Electronics America Inc
•
Filing: 1991-07-10
•
Granted: 1994-10-11
•
Expires: 2011-07-10
Abstract
Abstract A DRAM cell structure having a capacitance electrode with a tapered end surface is disclosed. Accordingly, the cell structure of this invention provides increased yield without increasing the number of process steps required to form the cell structure, A unique process for forming the capacitance electrode with a tapered end surface is also provided.
Inventors
- 👤 Gary A. Pors
- 👤 Gernia Tang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 12:28
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; Y; Y10; Y10S; Y10S438/00; Y10S438/978
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
168 words
A method for forming a structure in a semiconductor device comprising the steps of: (i) forming a conductive layer over but insulated from a semiconductor substrate; (ii) forming an insulating layer disposed on said conductive layer; (iii) placing a mask layer on said insulating layer; (iv) forming an opening in said mask layer; (v) etching said insulating layer so as to expose a surface of the underlying conductive layer; (vi) anisotropically etching said conductive layer so that a selected portion of said conductive layer is removed; (vii) isotropically etching said conductive layer thereby shaping said conductive layer into a structure in said semiconductor device; (viii) etching said insulating layer so that another portion of said surface of said conductive layer is exposed, said another exposed portion of said conductive layer being adjacent to said first mentioned portion of said conductive layer; and (ix) forming a second insulating layer over said exposed portion of said conductive layer so that said second insulating layer abuts said first mentioned insulating layer.
Claim 2
Independent Claim
168 words
A method for forming a structure in a semiconductor device comprising the steps of: (i) forming a conductive layer over but insulated from a semiconductor substrate; (ii) forming an insulating layer disposed on said conductive layer; (iii) placing a mask layer on said insulating layer; (iv) forming an opening in said mask layer; (v) etching said insulating layer so as to expose a surface of the underlying conductive layer; (vi) anisotropically etching said conductive layer so that a selected portion of said conductive layer is removed; (vii) isotropically etching said conductive layer thereby shaping said conductive layer into a structure in said semiconductor device; (viii) etching said insulating layer so that another portion of said surface of said conductive layer is exposed, said another exposed portion of said conductive layer being adjacent to said first mentioned portion of said conductive layer; and (ix) forming a second insulating layer over said exposed portion of said conductive layer so that said second insulating layer abuts said first mentioned insulating layer.
Claim 3
Dependent Claim
13 words
A method as in claim 1 wherein said conductive layer is a polysilicon
Claim 4
Dependent Claim
20 words
A method as in claim 1 wherein said insulating layer disposed on said conductive layer is a silicon dioxide layer.
References Cited (Backward Citations)
DE83794C
Cited
US3936331A
Cited
JPS5240978A
Cited
US4240196A
Cited
US4426687A
Cited
US4792841A
Cited
US4372803A
Cited
JPS5772331A
Cited
US4349408A
Cited
US4372034A
Cited
US4372034B1
Cited
JPS57206068A
Cited
US4542340A
Cited
JPS59141232A
Cited
US4536947A
Cited
JPS61166031A
Cited
JPS61264740A
Cited
JPS6285444A
Cited
US5019522A
Cited
JPS6324660A
Cited
US4726879A
Cited
US4814041A
Cited
JPS63126248A
Cited
JPS63161645A
Cited
US4885261A
Cited
JPS63202939A
Cited
JPS63307744A
Cited
JPS6419042A
Cited
JPS6484722A
Cited
US4863562A
Cited
JPH01216577A
Cited
US5034336A
Cited
JPH0245933A
Cited
US5023191A
Cited
US4987091A
Cited
US5114873A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-10 | 1998-04-11 | 1998-10-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-10 | 2002-04-11 | 2002-10-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-10 | 2006-04-11 | 2006-10-11 | $7700.00 | Window Closed / Lapsed |