Patent US5343094A successfully refreshed from Google Patents.
US5343094A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low noise logic amplifier with nondifferential to differential conversion
Assignee: National Semiconductor Corp
•
Filing: 1993-01-13
•
Granted: 1994-08-30
•
Expires: 2013-01-13
Abstract
Abstract A low noise logic amplifier with an input signal converter and a differential logic amplifier which together receive and convert a nondifferential input logic signal to a differential output logic signal. The input signal converter receives the nondifferential logic signal and converts it to a differential input logic signal for the differential logic amplifier. The differential logic amplifier has two output signal current paths for its bias current. The input signal converter provides the differential input logic signal with a delay between its two differential logic phases such that at least one of the two output signal current paths in the differential logic amplifier is continuously conducting the bias current. Thus, during generation of the differential output logic signal, regardless of whether the differential input logic signal is experiencing a high-to-low or low-to-high logic transition, the differential logic amplifier bias current flows continuously and without interruption, thereby minimizing generation of noise spikes from abrupt changes in bias current flow.
Inventors
- 👤 Thai M. Nguyen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:21
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2472; H03K5/2481; H03K19/00; H03K19/003; H03K19/00346; H03K19/0175; H03K19/017509; H03K19/017518; H03K19/017527; H03K5/01; H03K5/02; H03K5/023; H03K5/15; H03K5/151
Claims Analysis
Total Claims: 60
Claim 1
Independent Claim
149 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current and a first differential logic signal, and in accordance therewith generating a second differential logic signal, wherein said differential logic amplifier means includes a plurality of output signal current paths of which each is selectively conductive for said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting a nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 2
Dependent Claim
149 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current and a first differential logic signal, and in accordance therewith generating a second differential logic signal, wherein said differential logic amplifier means includes a plurality of output signal current paths of which each is selectively conductive for said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting a nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 3
Dependent Claim
25 words
A logic amplifier as recited in claim 1, wherein said differential logic amplifier means comprises a plurality of source-coupled metal oxide semiconductor field effect transistors.
Claim 4
Dependent Claim
20 words
A logic amplifier as recited in claim 1, wherein said input converter means comprises a plurality of cross-coupled NAND gates.
Claim 5
Dependent Claim
20 words
A logic amplifier as recited in claim 1, wherein said input converter means comprises a plurality of cross-coupled NOR gates.
Claim 6
Dependent Claim
35 words
A logic amplifier as recited in claim 1, further comprising output converter means coupled to said differential logic amplifier means for receiving and converting said second differential logic signal to a third differential logic signal.
Claim 7
Dependent Claim
26 words
A logic amplifier as recited in claim 5, wherein said output converter means comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 8
Dependent Claim
153 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current, a nondifferential logic signal and a first differential logic signal, and in accordance therewith generating a second differential logic signal, wherein said differential logic amplifier means includes a plurality of output signal current paths of which each is selectively conductive for said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting said nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 9
Dependent Claim
153 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current, a nondifferential logic signal and a first differential logic signal, and in accordance therewith generating a second differential logic signal, wherein said differential logic amplifier means includes a plurality of output signal current paths of which each is selectively conductive for said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting said nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 10
Dependent Claim
25 words
A logic amplifier as recited in claim 7, wherein said differential logic amplifier means comprises a plurality of source-coupled metal oxide semiconductor field effect transistors.
Claim 11
Dependent Claim
19 words
A logic amplifier as recited in claim 7, wherein said input converter means comprises a plurality of serially-coupled inverters.
Claim 12
Dependent Claim
35 words
A logic amplifier as recited in claim 7, further comprising output converter means coupled to said differential logic amplifier means for receiving and converting said second differential logic signal to a third differential logic signal.
Claim 13
Dependent Claim
26 words
A logic amplifier as recited in claim 10, wherein said output converter means comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 14
Dependent Claim
173 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, an input port for receiving a first differential logic signal, an output port for providing a second differential logic signal and a plurality of output signal current paths connected to said bias port, wherein each one of said plurality of output signal current paths is selectively conductive for said bias current; and an input amplifier which includes an input port for receiving a nondifferential logic signal and an output port coupled to said differential logic amplifier input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 15
Dependent Claim
173 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, an input port for receiving a first differential logic signal, an output port for providing a second differential logic signal and a plurality of output signal current paths connected to said bias port, wherein each one of said plurality of output signal current paths is selectively conductive for said bias current; and an input amplifier which includes an input port for receiving a nondifferential logic signal and an output port coupled to said differential logic amplifier input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 16
Dependent Claim
40 words
A logic amplifier as recited in claim 12, wherein said differential logic amplifier comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled and said bias port comprises said mutually coupled source terminals.
Claim 17
Dependent Claim
19 words
A logic amplifier as recited in claim 12, wherein said input amplifier comprises a plurality of cross-coupled NAND gates.
Claim 18
Dependent Claim
19 words
A logic amplifier as recited in claim 12, wherein said input amplifier comprises a plurality of cross-coupled NOR gates.
Claim 19
Dependent Claim
45 words
A logic amplifier as recited in claim 12, further comprising an output amplifier which includes an input port coupled to said differential logic amplifier output port for receiving said second differential logic signal and includes an output port for providing a third differential logic signal.
Claim 20
Dependent Claim
25 words
A logic amplifier as recited in claim 16, wherein said output amplifier comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 21
Dependent Claim
185 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, a nondifferential input port for receiving a nondifferential logic signal, a differential input port for receiving a first differential logic signal, an output port for providing a second differential logic signal and a plurality of output signal current paths connected to said bias port, wherein each one of said plurality of output signal current paths is selectively conductive for said bias current; and an input amplifier which includes an input port for receiving said nondifferential logic signal and an output port coupled to said differential logic amplifier differential input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 22
Dependent Claim
185 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, a nondifferential input port for receiving a nondifferential logic signal, a differential input port for receiving a first differential logic signal, an output port for providing a second differential logic signal and a plurality of output signal current paths connected to said bias port, wherein each one of said plurality of output signal current paths is selectively conductive for said bias current; and an input amplifier which includes an input port for receiving said nondifferential logic signal and an output port coupled to said differential logic amplifier differential input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein at least one of said plurality of output signal current paths is conductive for said bias current uninterruptedly during said high-to-low and low-to-high logic transitions.
Claim 23
Dependent Claim
40 words
A logic amplifier as recited in claim 18, wherein said differential logic amplifier comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled and said bias port comprises said mutually coupled source terminals.
Claim 24
Dependent Claim
18 words
A logic amplifier as recited in claim 18, wherein said input amplifier comprises a plurality of serially-coupled inverters.
Claim 25
Dependent Claim
45 words
A logic amplifier as recited in claim 18, further comprising an output amplifier which includes an input port coupled to said differential logic amplifier output port for receiving said second differential logic signal and includes an output port for providing a third differential logic signal.
Claim 26
Dependent Claim
25 words
A logic amplifier as recited in claim 21, wherein said output amplifier comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 27
Dependent Claim
134 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current and a first differential logic signal, and in accordance therewith generating a second differential logic signal; bias current source means coupled to said differential logic amplifier means for providing said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting a nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier means during said high-to-low and low-to-high logic transitions.
Claim 28
Dependent Claim
134 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current and a first differential logic signal, and in accordance therewith generating a second differential logic signal; bias current source means coupled to said differential logic amplifier means for providing said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting a nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier means during said high-to-low and low-to-high logic transitions.
Claim 29
Dependent Claim
31 words
A logic amplifier as recited in claim 23, wherein said differential logic amplifier means comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled.
Claim 30
Dependent Claim
36 words
A logic amplifier as recited in claim 24, wherein said bias current source means comprises a tail current source coupled to said mutually coupled source terminals of said plurality of metal oxide semiconductor field effect transistors.
Claim 31
Dependent Claim
19 words
A logic amplifier as recited in claim 23, wherein said bias current source means comprises a tail current source.
Claim 32
Dependent Claim
20 words
A logic amplifier as recited in claim 23, wherein said input converter means comprises a plurality of cross-coupled NAND gates.
Claim 33
Dependent Claim
20 words
A logic amplifier as recited in claim 23, wherein said input converter means comprises a plurality of cross-coupled NOR gates.
Claim 34
Dependent Claim
35 words
A logic amplifier as recited in claim 23, further comprising output converter means coupled to said differential logic amplifier means for receiving and converting said second differential logic signal to a third differential logic signal.
Claim 35
Dependent Claim
26 words
A logic amplifier as recited in claim 29, wherein said output converter means comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 36
Dependent Claim
138 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current, a nondifferential logic signal and a first differential logic signal, and in accordance therewith generating a second differential logic signal; bias current source means coupled to said differential logic amplifier means for providing said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting said nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier means during said high-to-low and low-to-high logic transitions.
Claim 37
Dependent Claim
138 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: differential logic amplifier means for receiving a bias current, a nondifferential logic signal and a first differential logic signal, and in accordance therewith generating a second differential logic signal; bias current source means coupled to said differential logic amplifier means for providing said bias current; and input converter means coupled to said differential logic amplifier means for receiving and converting said nondifferential logic signal to provide said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier means during said high-to-low and low-to-high logic transitions.
Claim 38
Dependent Claim
31 words
A logic amplifier as recited in claim 31, wherein said differential logic amplifier means comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled.
Claim 39
Dependent Claim
36 words
A logic amplifier as recited in claim 32, wherein said bias current source means comprises a tail current source coupled to said mutually coupled source terminals of said plurality of metal oxide semiconductor field effect transistors.
Claim 40
Dependent Claim
19 words
A logic amplifier as recited in claim 31, wherein said bias current source means comprises a tail current source.
Claim 41
Dependent Claim
19 words
A logic amplifier as recited in claim 31, wherein said input converter means comprises a plurality of serially-coupled inverters.
Claim 42
Dependent Claim
35 words
A logic amplifier as recited in claim 31, further comprising output converter means coupled to said differential logic amplifier means for receiving and converting said second differential logic signal to a third differential logic signal.
Claim 43
Dependent Claim
26 words
A logic amplifier as recited in claim 36, wherein said output converter means comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 44
Dependent Claim
157 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, an input port for receiving a first differential logic signal and an output port for providing a second differential logic signal; a bias current source which includes a current port coupled to said differential logic amplifier bias port for providing said bias current; and an input amplifier which includes an input port for receiving a nondifferential logic signal and an output port coupled to said differential logic amplifier input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier during said high-to-low and low-to-high logic transitions.
Claim 45
Dependent Claim
157 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, an input port for receiving a first differential logic signal and an output port for providing a second differential logic signal; a bias current source which includes a current port coupled to said differential logic amplifier bias port for providing said bias current; and an input amplifier which includes an input port for receiving a nondifferential logic signal and an output port coupled to said differential logic amplifier input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier during said high-to-low and low-to-high logic transitions.
Claim 46
Dependent Claim
40 words
A logic amplifier as recited in claim 38, wherein said differential logic amplifier comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled and said bias port comprises said mutually coupled source terminals.
Claim 47
Dependent Claim
19 words
A logic amplifier as recited in claim 39, wherein said bias current source means comprises a tail current source.
Claim 48
Dependent Claim
19 words
A logic amplifier as recited in claim 38, wherein said bias current source means comprises a tail current source.
Claim 49
Dependent Claim
19 words
A logic amplifier as recited in claim 38, wherein said input amplifier comprises a plurality of cross-coupled NAND gates.
Claim 50
Dependent Claim
19 words
A logic amplifier as recited in claim 38, wherein said input amplifier comprises a plurality of cross-coupled NOR gates.
Claim 51
Dependent Claim
45 words
A logic amplifier as recited in claim 38, further comprising an output amplifier which includes an input port coupled to said differential logic amplifier output port for receiving said second differential logic signal and includes an output port for providing a third differential logic signal.
Claim 52
Dependent Claim
25 words
A logic amplifier as recited in claim 44, wherein said output amplifier comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
Claim 53
Dependent Claim
169 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, a nondifferential input port for receiving a nondifferential logic signal, a differential input port for receiving a first differential logic signal and an output port for providing a second differential logic signal; a bias current source which includes a current port coupled to said differential logic amplifier bias port for providing said bias current; and an input amplifier which includes an input port for receiving said nondifferential logic signal and an output port coupled to said differential logic amplifier differential input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier during said high-to-low and low-to-high logic transitions.
Claim 54
Dependent Claim
169 words
A logic amplifier for converting a nondifferential logic signal to a differential logic signal, comprising: a differential logic amplifier which includes a bias port for receiving a bias current, a nondifferential input port for receiving a nondifferential logic signal, a differential input port for receiving a first differential logic signal and an output port for providing a second differential logic signal; a bias current source which includes a current port coupled to said differential logic amplifier bias port for providing said bias current; and an input amplifier which includes an input port for receiving said nondifferential logic signal and an output port coupled to said differential logic amplifier differential input port for providing said first differential logic signal; wherein said first differential logic signal includes a plurality of signal phases with high and low logic levels having high-to-low and low-to-high logic transitions between said high and low logic levels, and further wherein said bias current flows uninterruptedly through said differential logic amplifier during said high-to-low and low-to-high logic transitions.
Claim 55
Dependent Claim
40 words
A logic amplifier as recited in claim 46, wherein said differential logic amplifier comprises a plurality of metal oxide semiconductor field effect transistors with source terminals which are mutually coupled and said bias port comprises said mutually coupled source terminals.
Claim 56
Dependent Claim
19 words
A logic amplifier as recited in claim 47, wherein said bias current source means comprises a tail current source.
Claim 57
Dependent Claim
19 words
A logic amplifier as recited in claim 46, wherein said bias current source means comprises a tail current source.
Claim 58
Dependent Claim
18 words
A logic amplifier as recited in claim 46, wherein said input amplifier comprises a plurality of serially-coupled inverters.
Claim 59
Dependent Claim
45 words
A logic amplifier as recited in claim 46, further comprising an output amplifier which includes an input port coupled to said differential logic amplifier output port for receiving said second differential logic signal and includes an output port for providing a third differential logic signal.
Claim 60
Dependent Claim
25 words
A logic amplifier as recited in claim 51, wherein said output amplifier comprises a plurality of bipolar junction transistors mutually coupled in a totem-pole configuration.
References Cited (Backward Citations)
US3976984A
Cited
US4161663A
Cited
US4437171A
Cited
US4645951A
Cited
US4532436A
Cited
US4585958A
Cited
US4605871A
Cited
US4703199A
Cited
US4656372A
Cited
US4656375A
Cited
US4782251A
Cited
US4782250A
Cited
US4897565A
Cited
US4912437A
Cited
US4982108A
Cited
US5043604A
Cited
US5047671A
Cited
US4947061A
Cited
US4978870A
Cited
US5117134A
Cited
US5122689A
Cited
US5132573A
Cited
US5122692A
Cited
US4998028A
Cited
US5099151A
Cited
US5138196A
Cited
US5101123A
Cited
US5148059A
Cited
US5140196A
Cited
US5132572A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-08-29 | 1998-02-28 | 1998-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-08-29 | 2002-02-28 | 2002-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-08-29 | 2006-02-28 | 2006-08-30 | $7700.00 | Window Closed / Lapsed |