US4605871A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Inverter function logic gate
Assignee: Fujitsu IT Holdings Inc
•
Filing: 1984-03-12
•
Granted: 1986-08-12
•
Expires: 2004-03-12
Abstract
Abstract A bipolar logic gate is provided which will perform logical operations involving the complement of one or more input signals. The gate resembles the conventional ECL OR/NOR gate circuit except that a level shift input transistor is substituted for the standard reference transistor and shifts the voltage level of the input signal whose complement is to be included in the logical operation. A voltage shift of about -0.4 volts occurs either at the base or on the emitter of the level shift input transistor. As a consequence of the voltage shift and subsequent comparison with unshifted voltages, the input voltages are compared with each other rather than with a reference voltage, V BB . Logically, the complement of the input is included in the OR'd and NOR'd outputs provided on the output lines. The logic gate may be incorporated in combinational and sequential logic circuits.
Inventors
- 👤 John E. Price
- 👤 Larry W. De Clue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:30
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/0866; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
213 words
A bipolar gate circuit for Performing a logical operation on data represented by input signals including a logical operation on the complement of data represented by one of the input signals, comprising: at least one input transistor; a resistor connected between the collector of said at least one input transistor and the supply voltage, V CC ; at least one level shift input bipolar transistor means having its emitter connected to the emitter of said at least one input transistor and having its base coupled to the input signal whose complementary data is included in said logical operation; a second resistor connected between the collector of said at least one level shift input bipolar transistor means and said supply voltage, V CC ; a current source connected to said common emitter connection of said at least one input transistor and said at least one level shift input bipolar transistor means; whereby said level shift input pipolar transistor means serves to shift the level of the input signal whose complementary data is included in said logical operation to a level below the standard ECL signal levels so that the signal delivered to the common emitter connection is a level shifted representation of said input signal whose complementary data is included in said logical operation.
Claim 2
Dependent Claim
213 words
A bipolar gate circuit for Performing a logical operation on data represented by input signals including a logical operation on the complement of data represented by one of the input signals, comprising: at least one input transistor; a resistor connected between the collector of said at least one input transistor and the supply voltage, V CC ; at least one level shift input bipolar transistor means having its emitter connected to the emitter of said at least one input transistor and having its base coupled to the input signal whose complementary data is included in said logical operation; a second resistor connected between the collector of said at least one level shift input bipolar transistor means and said supply voltage, V CC ; a current source connected to said common emitter connection of said at least one input transistor and said at least one level shift input bipolar transistor means; whereby said level shift input pipolar transistor means serves to shift the level of the input signal whose complementary data is included in said logical operation to a level below the standard ECL signal levels so that the signal delivered to the common emitter connection is a level shifted representation of said input signal whose complementary data is included in said logical operation.
Claim 3
Dependent Claim
98 words
A bipolar gate circuit in accordance with claim 1 in combination with an output transistor having its base connected to said collector of said at least one input transistor, having its collector connected to the supply voltage V CC and having its emitter coupled through a pulldown resistor to the low potential V EE , whereby the voltage level on said emitter of said output transistor constitutes a NOR logic combination of the logic signals on said at least one input transistor and said complement of said input signal supplied to said level shift input bipolar transistor means.
Claim 4
Dependent Claim
104 words
A bipolar gate circuit in accordance with claim 2 in combination with another output transistor having its base connected to said collector of sait at least one level shift input bipolar transistor means, having its collector connected to said supply line, V CC , and having its emitter coupled through a pulldown resistor to the low potential, V EE , whereby the voltage level on said emitter of said another output transistor constitutes an OR logic combination of the logic signals on said at least one input transistor and said complement of said input signal supplied to said level shift input bipolar transistor means.
Claim 5
Dependent Claim
26 words
A bipolar gate circuit in accordance with claim 1 wherein said level shifted representation of said input is obtained from the output of a previous gate.
Claim 6
Dependent Claim
41 words
A bipolar gate circuit in accordance with claim 4 wherein said level shifted representation of said input value is produced by the previous gate by applying the voltage associated with said input across a divided resistor and tapping an intermediate point.
Claim 7
Dependent Claim
27 words
A bipolar gate circuit in accordance with claim 5 wherein said divided resistor comprises the pulldown resistor for the emitter follower output transistor of said previous gate.
Claim 8
Dependent Claim
22 words
A bipolar gate circuit in accordance with claim 5 wherein said divided resistor is located adjacent said base of said bipolar transistor.
Claim 9
Dependent Claim
71 words
A bipolar gate circuit in accordance with claim 4 wherein said level shift input bipolar transistor means comprises a bipolar transistor having its base connected to the input signal whose complementary data is included in said logical operation, having its collector connected through a resistor to the V CC supply line and having its emitter coupled through a forward biased Schottky diode to said common emitter connection of said input transistors.
Claim 10
Dependent Claim
77 words
A bipolar gate circuit in accordance with claim 1 wherein said input signal representing the data whose complement is to be included in the logical operation is shifted approximately 0.4 volts more negative than the ECL logic levels so that said level shifted representation of a digital 1 is represented by a pass band centered around -1.3 volts and said level shifted version of a digital 0 is represented by a pass band centered around -2.1 volts.
Claim 11
Dependent Claim
56 words
A bipolar gate circuit in accordance with claim 1 wherein said at least one level shift input bipolar transistor means comprises a bipolar transistor in combination with a diode connected between the emitter of said bipolar transistor and the emitter of said at least one input transistor, said diode being connected in a forward bias orientation.
Claim 12
Dependent Claim
16 words
A bipolar gate circuit in accordance with claim 10 wherein said diode is a Schottky diode.
Claim 13
Dependent Claim
30 words
A bipolar gate circuit in accordance with claim 11 wherein said bipolar transistor has impressed on its base the input signal whose complementary data is included in said logical operation.
Claim 14
Dependent Claim
60 words
A bipolar gate circuit in accordance with claim 11 wherein said Schottky diode absorbs approximately a 0.4 volt drop across it so that said level shifted representation of a digital 1 is represented by a pass band centered around -1.3 volts and said level shifted version of a digital 0 is represented by a pass band centered around -2.1 volts.
Claim 15
Independent Claim
81 words
A method for performing a logical operation in an emitter-coupled logic gate comprising the steps of: providing ECL level input signals to the bases of the respective input transistors; providing ECL level input signal to the base of the reference transistor, said input signal representing data whose complement is to be included in the logic operation; and inserting a diode between the emitter of said reference transistor and both the common emitter connections of said input transistors and the current source.
Claim 16
Independent Claim
81 words
A method for performing a logical operation in an emitter-coupled logic gate comprising the steps of: providing ECL level input signals to the bases of the respective input transistors; providing ECL level input signal to the base of the reference transistor, said input signal representing data whose complement is to be included in the logic operation; and inserting a diode between the emitter of said reference transistor and both the common emitter connections of said input transistors and the current source.
References Cited (Backward Citations)
US3573488A
Cited
US3649844A
Cited
US3716722A
Cited
US3906212A
Cited
US3755693A
Cited
US3761739A
Cited
US3832575A
Cited
US4112314A
Cited
JPS57148427A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-11 | 1990-02-10 | 1990-08-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-11 | 1994-02-10 | 1994-08-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-11 | 1998-02-10 | 1998-08-12 | $7700.00 | Window Closed / Lapsed |