← Back to Patent Explorer
US5117134A Expired / Lapsed US ⏱️ 0.0 years remaining

CMOS or TTL to ECL level conversion device

Assignee: NEC Corp
•
Filing: 1990-08-24
•
Granted: 1992-05-26
•
Expires: 2010-08-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The semiconductor level conversion device for an ECL circuit having a pair of transistors connected commonly at their emitters. A first gate circuit is connected to apply a first output signal to a base of one of the transistors, and a second gate circuit is connected to apply a second output signal to a base of the other of the transistors. The first and second output signals are held in-phase relation to each other. The first output signal has a high logic level lower than that of the second output signal and a low logic level higher than that of the second output signal.

Inventors

  • 👤 Akira Aso

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 21:11
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/017545; H03K19/017554; H03K19/017563

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 142 words
A semiconductor level conversion device, comprising: an ECL circuit having a pair of transistors connected at their emitters to each other; a first gate circuit for applying an output signal to a base of one of the transistors; a second gate circuit for applying another output signal to a base of the other of the transistors; an input terminal for supplying a CMOS or TTL input to each gate circuit; and an output terminal for outputting an ECL signal from the ECL circuit; wherein the output signals are in the same phase relation to each other, and the output signal of the first gate circuit has a high level lower than a high level of the output signal of the second gate circuit and has a low level higher than a low level of the output signal of the second gate circuit.
Claim 2
Dependent Claim 142 words
A semiconductor level conversion device, comprising: an ECL circuit having a pair of transistors connected at their emitters to each other; a first gate circuit for applying an output signal to a base of one of the transistors; a second gate circuit for applying another output signal to a base of the other of the transistors; an input terminal for supplying a CMOS or TTL input to each gate circuit; and an output terminal for outputting an ECL signal from the ECL circuit; wherein the output signals are in the same phase relation to each other, and the output signal of the first gate circuit has a high level lower than a high level of the output signal of the second gate circuit and has a low level higher than a low level of the output signal of the second gate circuit.
Claim 3
Dependent Claim 77 words
A semiconductor level conversion device as in claim 1, wherein said first gate circuit has a logic level amplitude controlled by a two-stage of diodes connected to a power source line and by another two-stage of diodes connected to a ground potential line, while said second gate circuit has a logic level amplitude controlled by one stage of diode connected to the power source line and by one stage of diode connected to the ground potential line.
Claim 4
Dependent Claim 25 words
A semiconductor level conversion device as in claim 1, wherein said first gate circuit includes two transistors and said second gate circuit includes four transistors.
Claim 5
Dependent Claim 44 words
A semiconductor level conversion device as in claim 1, wherein said first gate circuit is provided with two diodes, while said first gate circuit and said second gate circuit have the same number of transistors, and those of which have the same driving ability.

References Cited (Backward Citations)

US4359653A Cited
US4366397A Cited
US4491743A Cited
US4593211A Cited
US4698527A Cited
US4877977A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-05-26 1995-11-25 1996-05-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-05-26 1999-11-25 2000-05-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-05-26 2003-11-25 2004-05-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag