Patent US5143859A successfully refreshed from Google Patents.
US5143859A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a static induction type switching device
Assignee: Mitsubishi Electric Corp
•
Filing: 1990-05-02
•
Granted: 1992-09-01
•
Expires: 2010-05-02
Abstract
Abstract In a static induction type switching device having gate regions buried in a semiconductor substrate, the gate regions are formed by polysilicon layers and diffusion layers which can be formed by diffusion from the polysilicon layers serving as diffusion sources. Therefore, dimensional accuracy, electric properties etc. can be improved such that channel regions can be accurately defined between the gate regions in the semiconductor substrate, and the channel regions can be formed through use of the semiconductor substrate etc.
Inventors
- 👤 Masana Harada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:15
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/012; H10D12/00; H10D12/211; H10D12/212
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
256 words
A method of manufacturing a static induction type switching device comprising the steps of: (a) preparing a first conductivity type semiconductor substrate having top and bottom major surfaces; (b) forming a first conductivity type region on said top major surface of said semiconductor substrate; (c) selectively removing said first conductivity type region and said semiconductor substrate to thereby define first trenches which are arrayed substantially in parallel with said top major surface; (d) forming polysilicon regions containing second conductivity type impurities in bottom portions of said first trenches by providing material substantially made of polysilicon having second conductivity impurities into each of said first trenches, and removing a top portion of said material from each of said first trenches to thereby obtain said polysilicon regions and from each of said first trenches, removing said top portion of said material together with respective parts of said semiconductor substrate and said first conductivity type region which surrounds said top portion of said material, to thereby define second trenches with which respective entrance side portions of said first trenches are replaced, respectively, wherein an aperture size of each of second trenches larger than an aperture size of each first trench; (e) diffusing said second conductivity type impurities from said polysilicon layers serving as diffusion sources to thereby form diffused regions on peripheries of said polysilicon regions, said diffused regions serving as gate regions with said polysilicon regions; and (f) forming a first or second conductivity type second main electrode region on said bottom major surface of said semiconductor substrate.
Claim 2
Independent Claim
256 words
A method of manufacturing a static induction type switching device comprising the steps of: (a) preparing a first conductivity type semiconductor substrate having top and bottom major surfaces; (b) forming a first conductivity type region on said top major surface of said semiconductor substrate; (c) selectively removing said first conductivity type region and said semiconductor substrate to thereby define first trenches which are arrayed substantially in parallel with said top major surface; (d) forming polysilicon regions containing second conductivity type impurities in bottom portions of said first trenches by providing material substantially made of polysilicon having second conductivity impurities into each of said first trenches, and removing a top portion of said material from each of said first trenches to thereby obtain said polysilicon regions and from each of said first trenches, removing said top portion of said material together with respective parts of said semiconductor substrate and said first conductivity type region which surrounds said top portion of said material, to thereby define second trenches with which respective entrance side portions of said first trenches are replaced, respectively, wherein an aperture size of each of second trenches larger than an aperture size of each first trench; (e) diffusing said second conductivity type impurities from said polysilicon layers serving as diffusion sources to thereby form diffused regions on peripheries of said polysilicon regions, said diffused regions serving as gate regions with said polysilicon regions; and (f) forming a first or second conductivity type second main electrode region on said bottom major surface of said semiconductor substrate.
Claim 3
Independent Claim
267 words
A method of manufacturing a static induction type switching device comprising the steps of: (a) preparing a first conductivity type semiconductor substrate having top and bottom major surfaces; (b) forming a first conductivity type region on said top major surface of said semiconductor substrate; (c) selectively removing said first conductivity type region and said semiconductor substrate to thereby define first trenches which are arrayed substantially in parallel with said top major surface; (d) forming polysilicon regions containing second conductivity type impurities in bottom portions of said first trenches by providing material substantially made of polysilicon having second conductivity impurities into each of said first trenches, and removing a top portion of said material from each of said first trenches to thereby obtain said polysilicon regions and from each of said first trenches, removing said top portion of said material together with respective parts of said semiconductor substrate and said first conductivity type region which surrounds said top portion of said material, to thereby define second trenches with which respective entrance side portions of said first trenches are replaced, respectively, wherein an aperture size of each of second trenches larger than an aperture size of each first trench; (e) diffusing said second conductivity type impurities from said polysilicon layers serving as diffusion sources to thereby form diffused regions on peripheries of said polysilicon regions, said diffused regions serving as gate regions with said polysilicon regions; (f) forming a first or second conductivity type second main electrode region on said bottom major surface of said semiconductor substrate; and (g) providing an insulator into each of said second trenches. trench.
Claim 4
Independent Claim
267 words
A method of manufacturing a static induction type switching device comprising the steps of: (a) preparing a first conductivity type semiconductor substrate having top and bottom major surfaces; (b) forming a first conductivity type region on said top major surface of said semiconductor substrate; (c) selectively removing said first conductivity type region and said semiconductor substrate to thereby define first trenches which are arrayed substantially in parallel with said top major surface; (d) forming polysilicon regions containing second conductivity type impurities in bottom portions of said first trenches by providing material substantially made of polysilicon having second conductivity impurities into each of said first trenches, and removing a top portion of said material from each of said first trenches to thereby obtain said polysilicon regions and from each of said first trenches, removing said top portion of said material together with respective parts of said semiconductor substrate and said first conductivity type region which surrounds said top portion of said material, to thereby define second trenches with which respective entrance side portions of said first trenches are replaced, respectively, wherein an aperture size of each of second trenches larger than an aperture size of each first trench; (e) diffusing said second conductivity type impurities from said polysilicon layers serving as diffusion sources to thereby form diffused regions on peripheries of said polysilicon regions, said diffused regions serving as gate regions with said polysilicon regions; (f) forming a first or second conductivity type second main electrode region on said bottom major surface of said semiconductor substrate; and (g) providing an insulator into each of said second trenches. trench.
Claim 5
Dependent Claim
12 words
A method of claim 1, wherein said second trenches are tapered trenches.
Claim 6
Dependent Claim
39 words
A method of claim 2, further comprising the step of: (h) prior to the step (g), providing a conductor into a bottom portion of each second trench so that said conductor electrically contact corresponding one of said gate regions.
Claim 7
Dependent Claim
28 words
A method of claim 4, further comprising the step of: (i) prior to the step (h), providing an insulator film on a side wall of each second trench.
References Cited (Backward Citations)
US3363153A
Cited
US3855608A
Cited
US3938241A
Cited
US3977017A
Cited
US4284998A
Cited
JPS53147481A
Cited
US4216038A
Cited
GB2026237A
Cited
US4505022A
Cited
US4375124A
Cited
US4476622A
Cited
US4841350A
Cited
US4512074A
Cited
US4646123A
Cited
US4654688A
Cited
US4569701A
Cited
US4583282A
Cited
US4604150A
Cited
US4676847A
Cited
JPS6218751A
Cited
US4713358A
Cited
US4666556A
Cited
JPS63104464A
Cited
JPS63169759A
Cited
US4845051A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-09-01 | 1996-03-02 | 1996-09-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-09-01 | 2000-03-02 | 2000-09-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-09-01 | 2004-03-02 | 2004-09-01 | $7700.00 | Window Closed / Lapsed |