US4476622A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Recessed gate static induction transistor fabrication
Assignee: Verizon Laboratories Inc
•
Filing: 1984-01-23
•
Granted: 1984-10-16
•
Expires: 2004-01-23
Abstract
Abstract A gate-source structure and fabrication method for a static induction transistor having improved gain and frequency characteristics and having relatively simple fabrication requirements. The method and the device are embodied by gate regions diffused into the bottom of parallel recessed grooves located in a high resistivity epitaxial semiconductor layer, the surface of the semiconductor layer having a previously diffused source region located between the recessed grooves. The walls of the recessed grooves are covered with silicon dioxide.
Inventors
- 👤 Adrian I. Cogan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 21:16
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/343; Y; Y10; Y10S; Y10S438/00; Y10S438/911
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
175 words
A method for forming a gate-source structure for a static induction transistor, said method comprising the steps of: growing a high resistivity, epitaxial silicon layer on a semiconductor substrate; forming a source layer on said high resistivity epitaxial silicon layer; growing a first silicon dioxide layer over said high resistivity epitaxial silicon layer; etching through said first silicon dioxide layer and source layer and into said high resistivity epitaxial silicon layer to form recessed grooves, said grooves having a depth of from one-fifth to one-half of the thickness of said high resistivity epitaxial silicon layer; implanting nitrogen into the exposed silicon area at the bottom of said recessed grooves; annealing said implanted nitrogen to form a silicon nitride layer in said bottom of said grooves; growing a second silicon dioxide layer over the vertical walls of said recessed grooves; stripping said silicon nitride from the bottom of said grooves; doping the bottom of said grooves; etching to remove said first silicon dioxide layer; and depositing metal over said structure to form source and gate electrodes.
Claim 2
Independent Claim
175 words
A method for forming a gate-source structure for a static induction transistor, said method comprising the steps of: growing a high resistivity, epitaxial silicon layer on a semiconductor substrate; forming a source layer on said high resistivity epitaxial silicon layer; growing a first silicon dioxide layer over said high resistivity epitaxial silicon layer; etching through said first silicon dioxide layer and source layer and into said high resistivity epitaxial silicon layer to form recessed grooves, said grooves having a depth of from one-fifth to one-half of the thickness of said high resistivity epitaxial silicon layer; implanting nitrogen into the exposed silicon area at the bottom of said recessed grooves; annealing said implanted nitrogen to form a silicon nitride layer in said bottom of said grooves; growing a second silicon dioxide layer over the vertical walls of said recessed grooves; stripping said silicon nitride from the bottom of said grooves; doping the bottom of said grooves; etching to remove said first silicon dioxide layer; and depositing metal over said structure to form source and gate electrodes.
Claim 3
Dependent Claim
24 words
A method as defined in claim 1 wherein said epitaxial layer has a (110) orientation and said first etching step uses a wet-etching technique.
Claim 4
Dependent Claim
54 words
A method as defined in claim 1 wherein said epitaxial layer is about ten to fifteen microns thick, said grooves are about two to seve microns deep, and said step of doping the bottom of said grooves forms gate regions about one and one-half to three microns deep from the bottom of said grooves.
References Cited (Backward Citations)
US3938241A
Cited
US3999281A
Cited
US4115793A
Cited
US4199771A
Cited
US4356041A
Cited
US4375124A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-10-16 | 1988-04-16 | 1988-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-10-16 | 1992-04-16 | 1992-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-10-16 | 1996-04-16 | 1996-10-16 | $7700.00 | Window Closed / Lapsed |