← Back to Patent Explorer
US4505022A Expired / Lapsed US ⏱️ 0.0 years remaining

Junction vertical field effect transistor and process for the production thereof

Assignee: Thales SA
•
Filing: 1982-06-10
•
Granted: 1985-03-19
•
Expires: 2002-06-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This transistor comprises a first main surface of alternating source and gate strips. A gate metallization rests on the gate strips and a source metallization rests on a polycrystalline silicon rail formed above the source strips. Such a device can be manufactured by entirely self-aligned methods and is applicable particularly to the very high frequency range up to a few dozen gigahertz.

Inventors

  • 👤 Pierre Briere

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 05:21
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/051; H10D30/0512; H10D30/0515; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/40; H10D64/00; H10D64/20; H10D64/23; H10D64/251; H10D64/252; H10P; H10P50/00; H10P50/60; H10P50/66; H10P50/663; H10P50/667; Y; Y10; Y10S; Y10S438/00; Y10S438/978

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 303 words
A process for manufacturing on a silicon wafer a junction vertical field effect transistor having a source electrode and a gate electrode, said electrodes being shaped as parallel interdigitated fingers of very small width, said process comprising the following steps: forming on a major surface of a monocrystalline substrate of a first type of conductivity a doped polycrystalline silicon layer of the same first type, said layer having a lower slightly doped portion, a median highly doped portion, and an upper slightly doped portion, forming on the polycrystalline layer a masking layer having a pattern of parallel fingers of very small width and spacing, etching the polycrystalline silicon where it is not masked until exposing the monocrystalline silicon substrate, using an etching agent which more rapidly etches highly doped silicon than slightly doped silicon, thus leaving on the substrate parallel fingers of polycrystalline silicon separated by exposed portions of monocrystalline silicon, said fingers having a rail-shaped cross-section with enlarged width in an upper and lower portions of their height, corresponding respectively to the said upper and lower portions of said polycrystalline layer, forming an insulating layer comprising silicon oxide and entirely covering the exposed monocrystalline silicon and the polycrystalline fingers, implanting an impurity of a second type of conductivity opposite to the first type perpendicularly to the said major surface of the substrate, on the whole of this surface, therefore doping the insulating layer except where it is protected against implantation by the upper portion of said fingers, removing the insulating layer where it has been implanted and removing the masking layer on the polycrystalline silicon fingers, performing an annealing treatment, sputtering a conductive substance perpendicularly to said major surface of the substrate so that this conductive substance is deposited only on said polycrystalline fingers and on said monocrystalline substrate between the fingers.
Claim 2
Dependent Claim 303 words
A process for manufacturing on a silicon wafer a junction vertical field effect transistor having a source electrode and a gate electrode, said electrodes being shaped as parallel interdigitated fingers of very small width, said process comprising the following steps: forming on a major surface of a monocrystalline substrate of a first type of conductivity a doped polycrystalline silicon layer of the same first type, said layer having a lower slightly doped portion, a median highly doped portion, and an upper slightly doped portion, forming on the polycrystalline layer a masking layer having a pattern of parallel fingers of very small width and spacing, etching the polycrystalline silicon where it is not masked until exposing the monocrystalline silicon substrate, using an etching agent which more rapidly etches highly doped silicon than slightly doped silicon, thus leaving on the substrate parallel fingers of polycrystalline silicon separated by exposed portions of monocrystalline silicon, said fingers having a rail-shaped cross-section with enlarged width in an upper and lower portions of their height, corresponding respectively to the said upper and lower portions of said polycrystalline layer, forming an insulating layer comprising silicon oxide and entirely covering the exposed monocrystalline silicon and the polycrystalline fingers, implanting an impurity of a second type of conductivity opposite to the first type perpendicularly to the said major surface of the substrate, on the whole of this surface, therefore doping the insulating layer except where it is protected against implantation by the upper portion of said fingers, removing the insulating layer where it has been implanted and removing the masking layer on the polycrystalline silicon fingers, performing an annealing treatment, sputtering a conductive substance perpendicularly to said major surface of the substrate so that this conductive substance is deposited only on said polycrystalline fingers and on said monocrystalline substrate between the fingers.
Claim 3
Dependent Claim 41 words
A process according to claim 1 wherein the insulating layer is a double layer formed from a layer of silicon oxide having a thickness of approximately 1000 Å and a layer of silicon nitride having a thickness of approximately 500 Å.
Claim 4
Dependent Claim 32 words
A process according to claim 1 wherein the layer of polycrystalline silicon has a thickness of approximately 4000 to 8000 Å and the insulating layer has a thickness of approximately 1000 Å.

References Cited (Backward Citations)

US3851379A Cited
US4337115A Cited
US4070690A Cited
US4129879A Cited
US4262296A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-03-18 1988-09-17 1989-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-03-18 1992-09-17 1993-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-03-18 1996-09-17 1997-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag