US5053836A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cleaving of diode arrays with scribing channels
Assignee: Eastman Kodak Co
•
Filing: 1991-03-01
•
Granted: 1991-10-01
•
Expires: 2011-03-01
Abstract
Abstract A relatively wide scribing channel is provided between the ends of each adjacent pair of diode array areas on a wafer to expose the epitaxial layer of the wafer. A scribing groove is then scribed in the scribing channel to define a cleavage line along which the array areas are separated.
Inventors
- 👤 Scott D. McClurg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 15:02
CPC Classifications
H; H10; H10P; H10P52/00; Y; Y10; Y10T; Y10T225/00; Y10T225/10; Y10T225/12
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
181 words
A diode array fabrication wafer having a plurality of rectangular diode array areas each of which includes a central line of uniformly spaced diode sites extending between its opposite ends, said areas being arranged on said wafer in multiple rows and columns, said wafer comprising a substrate provided with an epitaxial layer including said diode sites and with at least one additional layer overlying said epitaxial layer, characterized by: scribing channels exposing said epitaxial layer through said additional layer along cleavage lines separating said columns of array areas, between the confronting ends of adjacent array areas, each of said cleavage lines being spaced from an endmost diode site of an adjacent diode array area by a distance no greater than half the distance between diode sites along said row, said scribing channels extending from an edge of a row of array areas toward the center of said array areas but terminating short of said diode sites, said channels being of a width which, if extended to said diode sites, would encroach on the endmost diode sites of the adjacent array areas.
Claim 2
Dependent Claim
181 words
A diode array fabrication wafer having a plurality of rectangular diode array areas each of which includes a central line of uniformly spaced diode sites extending between its opposite ends, said areas being arranged on said wafer in multiple rows and columns, said wafer comprising a substrate provided with an epitaxial layer including said diode sites and with at least one additional layer overlying said epitaxial layer, characterized by: scribing channels exposing said epitaxial layer through said additional layer along cleavage lines separating said columns of array areas, between the confronting ends of adjacent array areas, each of said cleavage lines being spaced from an endmost diode site of an adjacent diode array area by a distance no greater than half the distance between diode sites along said row, said scribing channels extending from an edge of a row of array areas toward the center of said array areas but terminating short of said diode sites, said channels being of a width which, if extended to said diode sites, would encroach on the endmost diode sites of the adjacent array areas.
Claim 3
Dependent Claim
127 words
A diode array chip having a central row of uniformly spaced diode sites extending between opposite ends of said chip, said chip comprising a substrate provided with an epitaxial layer including said diode sites and with at least one layer overlying said epitaxial layer, said ends of said chip being spaced from the corresponding endmost diode sites by a dimension no greater than one half the distance separating adjacent diode sites along said row, said additional layer being removed from said substrate along at least a portion of each end of said chip to provide an exposed strip of said epitaxial layer having a region thereof at least substantially as wide as the distance separating the corresponding endmost diode site from the adjacent end of said chip.
Claim 4
Dependent Claim
127 words
A diode array chip having a central row of uniformly spaced diode sites extending between opposite ends of said chip, said chip comprising a substrate provided with an epitaxial layer including said diode sites and with at least one layer overlying said epitaxial layer, said ends of said chip being spaced from the corresponding endmost diode sites by a dimension no greater than one half the distance separating adjacent diode sites along said row, said additional layer being removed from said substrate along at least a portion of each end of said chip to provide an exposed strip of said epitaxial layer having a region thereof at least substantially as wide as the distance separating the corresponding endmost diode site from the adjacent end of said chip.
References Cited (Backward Citations)
FR1566090A
Cited
US4217689A
Cited
US4355557A
Cited
US4236296A
Cited
US4237601A
Cited
JPS5572055A
Cited
US4610079A
Cited
US4355457A
Cited
JPS6020590A
Cited
JPS60144985A
Cited
JPS60154639A
Cited
JPS6164176A
Cited
US4605944A
Cited
US4900283A
Cited
US4604161A
Cited
US4668333A
Cited
JPS6392026A
Cited
US4729971A
Cited
US4814296A
Cited
DE3731312A1
Cited
US4810557A
Cited
US4822755A
Cited
US4878992A
Cited
US4997792A
Cited
US4997793A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-30 | 1995-04-01 | 1995-10-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-30 | 1999-04-01 | 1999-10-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-30 | 2003-04-01 | 2003-10-01 | $7700.00 | Window Closed / Lapsed |