← Back to Patent Explorer
US4604161A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating image sensor arrays

Assignee: Xerox Corp
•
Filing: 1985-05-02
•
Granted: 1986-08-05
•
Expires: 2005-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A sensor array for butting against other like arrays to form a full width array. The active surface of the array chip is first etched to form a V-shaped groove defining an array end; then a parallel groove is cut in the opposite inactive surface with a centerline parallel to but offset from the centerline of the V-shaped groove by an amount sufficient to allow extension of the wafer (111) crystalline plane from the V-shaped groove to the cut groove; then the water is supported in cantilever fashion along an edge substantially coplanar with the V-shaped groove and a downward force is applied to the wafer free end to cause the wafer to fracture along the (111) crystalline plane thereby cleaving the chip from the wafer and providing a uniformly smooth and straight array end for butting against the end of a like array.

Inventors

  • 👤 Mehdi N. Araghi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 16:09
CPC Classifications
H; H10; H10P; H10P52/00; Y; Y10; Y10T; Y10T225/00; Y10T225/10; Y10T225/12

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 224 words
A method of fabricating a high resolution sensor array or chip capable of being abutted against other like arrays to form a longer array without image loss or distortion at the array junctions, comprising the steps of: (a) etching a small V-shaped groove in one side of a (100) silicon wafer defining the chip end, the walls of the V-shaped groove paralleling the (111) crystalline plane of the wafer; (b) forming a relatively wide groove in the opposite side of the wafer, the axis of the said wide groove being parallel to and offset from the axis of the V-shaped groove by an amount such that the (111) crystalline plane in which one wall of the V-shaped groove lies intercepts said wide groove at substantially the midpoint of said groove; (c) applying a downward bending force to the wafer proximate the V-shaped groove along the (111) plane so that the wafer fractures and pivots about the bottom of said wide groove with the fracture extending from the bottom of the V-shaped groove to said wide groove whereby to provide a uniformly flat precisely controlled end for the chip; and (d) forming the opposite end of the chip in the same manner to provide an array having uniformly flat precisely controlled ends for butting with like ends of other arrays to form a longer array.
Claim 2
Independent Claim 224 words
A method of fabricating a high resolution sensor array or chip capable of being abutted against other like arrays to form a longer array without image loss or distortion at the array junctions, comprising the steps of: (a) etching a small V-shaped groove in one side of a (100) silicon wafer defining the chip end, the walls of the V-shaped groove paralleling the (111) crystalline plane of the wafer; (b) forming a relatively wide groove in the opposite side of the wafer, the axis of the said wide groove being parallel to and offset from the axis of the V-shaped groove by an amount such that the (111) crystalline plane in which one wall of the V-shaped groove lies intercepts said wide groove at substantially the midpoint of said groove; (c) applying a downward bending force to the wafer proximate the V-shaped groove along the (111) plane so that the wafer fractures and pivots about the bottom of said wide groove with the fracture extending from the bottom of the V-shaped groove to said wide groove whereby to provide a uniformly flat precisely controlled end for the chip; and (d) forming the opposite end of the chip in the same manner to provide an array having uniformly flat precisely controlled ends for butting with like ends of other arrays to form a longer array.
Claim 3
Independent Claim 217 words
A method for producing scanning arrays having precisely controlled ends enabling one of the arrays to be butted against another of the arrays to form a longer composite array without distortion or damage to the image scanning properties of the arrays, the arrays being formed on individual chips cleaved from a larger (100) silicon wafer, comprising the steps of: (a) etching a small V-shaped groove in one side of said wafer defining said chip ends, the walls of the V-shaped groove paralleling the (111) crystalline plane of said wafer; (b) cutting a relatively wide groove in the opposite side of said wafer in association with each of said V-shaped grooves, the axis of each of said cut grooves being parallel to and offset from the axis of said V-shaped groove associated therewith by an amount such that the (111) crystalline plane in which one wall of said V-shaped groove lies intercepts said cut groove substantially at the midpoint of said cut groove; and (c) applying a downward bending force to cause said wafer to pivot about the bottom of said cut groove and fracture said wafer along said (111) plane with said fracture extending from the bottom of said V-shaped groove to said cut groove whereby to provide a uniformly flat precisely controlled end for said array.
Claim 4
Independent Claim 217 words
A method for producing scanning arrays having precisely controlled ends enabling one of the arrays to be butted against another of the arrays to form a longer composite array without distortion or damage to the image scanning properties of the arrays, the arrays being formed on individual chips cleaved from a larger (100) silicon wafer, comprising the steps of: (a) etching a small V-shaped groove in one side of said wafer defining said chip ends, the walls of the V-shaped groove paralleling the (111) crystalline plane of said wafer; (b) cutting a relatively wide groove in the opposite side of said wafer in association with each of said V-shaped grooves, the axis of each of said cut grooves being parallel to and offset from the axis of said V-shaped groove associated therewith by an amount such that the (111) crystalline plane in which one wall of said V-shaped groove lies intercepts said cut groove substantially at the midpoint of said cut groove; and (c) applying a downward bending force to cause said wafer to pivot about the bottom of said cut groove and fracture said wafer along said (111) plane with said fracture extending from the bottom of said V-shaped groove to said cut groove whereby to provide a uniformly flat precisely controlled end for said array.
Claim 5
Dependent Claim 30 words
The method according to claim 2 in which the direction of offset of said cut grooves relative to the associated V-shaped grooves is selected to provide a desired chip shape.
Claim 6
Dependent Claim 47 words
The method according to claim 2 in which the direction of offset of said cut grooves in said chip are selected so that the (111) crystalline planes defining the opposite ends of each array are parallel whereby to provide arrays that are parallelogram shaped in cross section.
Claim 7
Dependent Claim 49 words
The method according to claim 2 in which the direction of offset of said cut grooves in said chip are selected so that the (111) crystalline planes defining the opposite ends of each array intersect with one another whereby to provide arrays that are trapezoidal shaped in cross section.

References Cited (Backward Citations)

US3247576A Cited
US4019248A Cited
US3936329A Cited
DD130608A1 Cited
US4269653A Cited
US4325182A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-08-04 1990-02-03 1990-08-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-08-04 1994-02-03 1994-08-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-08-04 1998-02-03 1998-08-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag