US4610079A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of dicing a semiconductor wafer
Assignee: Toshiba Corp
•
Filing: 1985-02-26
•
Granted: 1986-09-09
•
Expires: 2005-02-26
Abstract
Abstract A method of dicing a semiconductor wafer in which a physical discontinuity is formed on the surface of the wafer on both sides of a dicing line to limit the spreading of cracks and chips generated during dicing. Thereafter, the semiconductor wafer is diced to separate the pellets.
Inventors
- 👤 Masahiro Abe
- 👤 Masafumi Miyagawa
- 👤 Hatsuo Nakamura
- 👤 Toshio Yonezawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 10:35
CPC Classifications
H; H10; H10P; H10P52/00; Y; Y10; Y10S; Y10S148/00; Y10S148/028; Y10T; Y10T225/00; Y10T225/10; Y10T225/12; Y10T29/00; Y10T29/49; Y10T29/49789; Y10T29/4979; Y10T29/49792
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
122 words
A method of preparing a semiconductor wafer for dicing along a predetermined dicing line, comprising the steps of: forming a groove on a surface of said wafer, said groove straddling said dicing line and substantially preventing the spread of cracks from said dicing line, said groove having a width of substantially 60 μm and a height; and forming a scribe line in said semiconductor wafer along said dicing line, said scribe line being deeper than the height of said groove and less than the thickness of said wafer, said scribe line being narrower than the width of said groove to limit said cracks to propagation substantially within said groove width to allow for dense packing of active element areas on said wafer.
Claim 2
Independent Claim
122 words
A method of preparing a semiconductor wafer for dicing along a predetermined dicing line, comprising the steps of: forming a groove on a surface of said wafer, said groove straddling said dicing line and substantially preventing the spread of cracks from said dicing line, said groove having a width of substantially 60 μm and a height; and forming a scribe line in said semiconductor wafer along said dicing line, said scribe line being deeper than the height of said groove and less than the thickness of said wafer, said scribe line being narrower than the width of said groove to limit said cracks to propagation substantially within said groove width to allow for dense packing of active element areas on said wafer.
Claim 3
Dependent Claim
27 words
The method according to claim 1, wherein said physical discontinuity forming step includes the step of non-mechanically removing a portion of said wafer to form said discontinuity.
Claim 4
Independent Claim
98 words
A method of dicing a semiconductor wafer comprising the steps of: nonmechanically forming a groove in said semiconductor wafer, said groove having a width and a vertical distance, said width being substantially equal to 60 μm; mechanically forming a scribe line in said semiconductor wafer through said groove, said scribe line having a depth greater than said vertical distance, and a width less than said groove width to cause cracks to be stopped substantially within said groove width to permit dense packing of active element areas on said wafer; and breaking said semiconductor wafer along said scribe line.
Claim 5
Independent Claim
98 words
A method of dicing a semiconductor wafer comprising the steps of: nonmechanically forming a groove in said semiconductor wafer, said groove having a width and a vertical distance, said width being substantially equal to 60 μm; mechanically forming a scribe line in said semiconductor wafer through said groove, said scribe line having a depth greater than said vertical distance, and a width less than said groove width to cause cracks to be stopped substantially within said groove width to permit dense packing of active element areas on said wafer; and breaking said semiconductor wafer along said scribe line.
References Cited (Backward Citations)
GB1118536A
Cited
US3628106A
Cited
US3628107A
Cited
US3608186A
Cited
US3852876A
Cited
US3972113A
Cited
US4179794A
Cited
US4033027A
Cited
US4259682A
Cited
US4135291A
Cited
US4040877A
Cited
US4217689A
Cited
US4096619A
Cited
US4236296A
Cited
US4237601A
Cited
JPS55124243A
Cited
US4355457A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-09-08 | 1990-03-10 | 1990-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-09-08 | 1994-03-10 | 1994-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-09-08 | 1998-03-10 | 1998-09-09 | $7700.00 | Window Closed / Lapsed |