Patent US5028554A successfully refreshed from Google Patents.
US5028554A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process of fabricating an MIS FET
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1989-05-05
•
Granted: 1991-07-02
•
Expires: 2009-05-05
Abstract
Abstract An LDD MIS FET comprises a silicide over the lightly doped regions to reduce the parasitic resistance and to prevent the depletion of the lightly-doped regions, reducing the hot carrier injection effect. By the provision of the silicide, the overall parasitic resistance can be made low. Moreover, the increase in the resistance of the lightly-doped region due to the negative charge being trapped at the interface of or in the oxide film over the lightly-doped region and the resultant degradation in the characteristic are eliminated.
Inventors
- 👤 Akio Kita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 20:58
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/60; H10D62/00; H10D62/80; H10D62/83; H10D64/00; H10D64/60; H10D64/62; H10D30/0212; Y; Y10; Y10S; Y10S148/00; Y10S148/105; Y10S148/147
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
113 words
A process of fabricating an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate insulating film on said substrate; forming a gate electrode on said gate insulating film; forming a metal silicide film on said substrate adjacent the side of said gate electrode; performing a first ion-implantation using the gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer on the side of said gate electrode and on said metal silicide film; and performing a second ion-implantation through said metal silicide film using said gate electrode and said spacer as a mask to form a heavily-doped region in the substrate.
Claim 2
Dependent Claim
113 words
A process of fabricating an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate insulating film on said substrate; forming a gate electrode on said gate insulating film; forming a metal silicide film on said substrate adjacent the side of said gate electrode; performing a first ion-implantation using the gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer on the side of said gate electrode and on said metal silicide film; and performing a second ion-implantation through said metal silicide film using said gate electrode and said spacer as a mask to form a heavily-doped region in the substrate.
Claim 3
Dependent Claim
74 words
A process according to claim 1, wherein the insulating film on the side of the gate electrode is silicon oxide, and the step of forming the metal silicide film comprises forming a film of metal over the entire surface of the substrate; causing reaction of the metal with silicon of the exposed surface of the substrate; and removing the unreacted metal to leave the metal silicide on the substrate adjacent to the gate electrode.
Claim 4
Dependent Claim
17 words
A process according to claim 1, wherein said first ion-implantation is performed through said metal silicide film.
Claim 5
Independent Claim
157 words
A method of manufacturing an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate insulating film on said substrate; forming a polysilicon layer on said gate insulating film to form a gate electrode; forming an insulating film on the side of said gate electrode; forming a metal film over said gate electrode and said silicon substrate; reacting a metal with silicon and polysilicon to form a metal silicide layer on said gate electrode and said substrate; performing a first ion-implantation using said gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer over the metal silicide layer on said substrate and on the insulating film formed on the side of said gate electrode; and performing a second ion-implantation through said metal silicide layer on said substrate using said gate electrode and said spacer as a mask to form a heavily-doped region in the substrate.
Claim 6
Independent Claim
157 words
A method of manufacturing an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate insulating film on said substrate; forming a polysilicon layer on said gate insulating film to form a gate electrode; forming an insulating film on the side of said gate electrode; forming a metal film over said gate electrode and said silicon substrate; reacting a metal with silicon and polysilicon to form a metal silicide layer on said gate electrode and said substrate; performing a first ion-implantation using said gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer over the metal silicide layer on said substrate and on the insulating film formed on the side of said gate electrode; and performing a second ion-implantation through said metal silicide layer on said substrate using said gate electrode and said spacer as a mask to form a heavily-doped region in the substrate.
Claim 7
Dependent Claim
64 words
A method according to claim 4, wherein said step of forming an insulating film on the side of said gate electrode comprises: subjecting said substrate to an oxidizing atmosphere to form a silicon oxide film over the substrate and said gate electrode; and subjecting the resulting structure to an anisotropic etching to leave said silicon oxide film on the side of said gate electrode.
Claim 8
Dependent Claim
15 words
A method according to claim 4, wherein said metal film is a refractory metal film.
Claim 9
Dependent Claim
28 words
A method according to claim 6, wherein said refractory metal film is selected from the group consisting of a titanium film, a tungsten film and a molybdenum film.
Claim 10
Dependent Claim
17 words
A method according to claim 6, wherein said first ion-implantation is performed through said metal silicide layer.
Claim 11
Dependent Claim
42 words
A method according to claim 6 further comprising the step, performed after the formation of the metal silicide layer, of removing the metal that remains unreacted on the side of said insulating film which is on the side of said gate electrode.
Claim 12
Dependent Claim
130 words
A process of fabricating an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate electrode, said gate electrode being separated by a gate insulating film from the substrate; forming an insulating film on the side of the gate electrode; forming a metal silicide film on the substrate adjacent to the side of the gate electrode; performing a first ion-implantation through said metal silicide film using the gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer on the side of the gate electrode and on said metal silicide film; and performing a second ion-implantation through the metal silicide film using the gate electrode and the spacer as a mask to form a heavily-doped region in the substrate.
Claim 13
Dependent Claim
130 words
A process of fabricating an LDD MIS field effect transistor comprising the steps of: providing a silicon substrate; forming a gate electrode, said gate electrode being separated by a gate insulating film from the substrate; forming an insulating film on the side of the gate electrode; forming a metal silicide film on the substrate adjacent to the side of the gate electrode; performing a first ion-implantation through said metal silicide film using the gate electrode as a mask to form a lightly-doped region in the substrate; forming a spacer on the side of the gate electrode and on said metal silicide film; and performing a second ion-implantation through the metal silicide film using the gate electrode and the spacer as a mask to form a heavily-doped region in the substrate.
References Cited (Backward Citations)
US4343082A
Cited
USRE32613E
Cited
JPS56157024A
Cited
US4419809A
Cited
JPS58138075A
Cited
JPS5978575A
Cited
US4488351A
Cited
JPS59200418A
Cited
US4575920A
Cited
GB2149206A
Cited
JPS60138916A
Cited
US4669176A
Cited
JPS6196764A
Cited
JPS6197975A
Cited
JPS61101075A
Cited
US4587718A
Cited
US4740484A
Cited
JPS61240631A
Cited
JPS61287227A
Cited
US4683645A
Cited
WO1987000967A1
Cited
US4663191A
Cited
US4788160A
Cited
US4816423A
Cited
US4774204A
Cited
US4774201A
Cited
US4855247A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-01 | 1994-12-31 | 1995-07-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-01 | 1998-12-31 | 1999-07-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-01 | 2002-12-31 | 2003-07-02 | $7700.00 | Window Closed / Lapsed |