Patent US4512074A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4512074A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing a semiconductor device utilizing selective oxidation and diffusion from a polycrystalline source

Assignee: Toshiba Corp
•
Filing: 1983-09-02
•
Granted: 1985-04-23
•
Expires: 2003-09-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for manufacturing a semiconductor device, comprising the steps of selectively oxidizing a surface of a semiconductor layer of a first conductivity type so as to form a field oxide film, selectively forming an impurity region of a second conductivity type in an element region isolated by the field oxide film, forming a polycrystalline silicon pattern containing an impurity of the first conductivity type on a surface including at least part of the impurity region and the field oxide film, and diffusing the impurity of the first conductivity type from the polycrystalline silicon pattern into the impurity region so as to form another impurity region of the first conductivity type contiguous with the field oxide film, wherein a thickness t of the field oxide film and a concentration n of the impurity of the first conductivity type in the polycrystalline silicon pattern have the following relation: t (μm)≦-0.117×10.sup.-20 (μm·cm 3 )·n(cm -3 )+1.42 (μm) for 1×10 19 ≦n(cm -3 )≦1×10 21 . The method eliminates short-circuiting and flow of leakage current between the collector and emitter, and improves manufacturing yield.

Inventors

  • 👤 Gen Sasaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 12:29
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10D; H10D62/00; H10D62/10; H10D62/102; H10D62/112; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 157 words
A method for manufacturing a semiconductor device, comprising the steps of: selectively oxidizing a surface of a semiconductor layer of a first conductivity type so as to form a field oxide film; selectively forming an impurity region of a second conductivity type in an element region isolated by said field oxide film; forming a polycrystalline silicon pattern containing an inpurity of the first conductivity type on a surface including at least part of said impurity region and said field oxide film; and diffusing the impurity of the first conductivity type from said polycrystalline silicon pattern into said impurity region so as to form another impurity region of the first conductivity type contiguous with said field oxide film; wherein a thickness t of said field oxide film and a concentration n of the impurity of the first conductivity type in said polycrystalline silicon pattern have the following relation: t(μm)≦-0.117×10.sup.-20 (μm·cm.sup.3)·n(cm.sup.-3)+1.42(μm) for 1×10 19 ≦n(cm -3 )≦1×10 21 .
Claim 2
Independent Claim 157 words
A method for manufacturing a semiconductor device, comprising the steps of: selectively oxidizing a surface of a semiconductor layer of a first conductivity type so as to form a field oxide film; selectively forming an impurity region of a second conductivity type in an element region isolated by said field oxide film; forming a polycrystalline silicon pattern containing an inpurity of the first conductivity type on a surface including at least part of said impurity region and said field oxide film; and diffusing the impurity of the first conductivity type from said polycrystalline silicon pattern into said impurity region so as to form another impurity region of the first conductivity type contiguous with said field oxide film; wherein a thickness t of said field oxide film and a concentration n of the impurity of the first conductivity type in said polycrystalline silicon pattern have the following relation: t(μm)≦-0.117×10.sup.-20 (μm·cm.sup.3)·n(cm.sup.-3)+1.42(μm) for 1×10 19 ≦n(cm -3 )≦1×10 21 .
Claim 3
Dependent Claim 51 words
A method according to claim 1, wherein said impurity region of the second conductivity type constitutes a base region, said impurity region of the first conductivity type constitutes an emitter region and a collector contact region, and said polycrystalline silicon pattern constitutes electrodes for said emitter region and a collector region.
Claim 4
Dependent Claim 49 words
A method according to claim 1, wherein said polycrystalline silicon pattern is formed by forming an undoped polycrystalline silicon film on said surface, ion-implanting arsenic in said undoped polycrystalline silicon film, annealing to render an arsenic concentration in said polycrystalline silicon film uniform, and patterning said polycrystalline silicon film.
Claim 5
Dependent Claim 34 words
A method according to claim 1, wherein said polycrystalline silicon pattern is formed by depositing an arsenic-doped polycrystalline silicon film on said surface by chemical vapor deposition and subsequently patterning said polycrystalline silicon film.

References Cited (Backward Citations)

US3671340A Cited
US3879230A Cited
US3648125A Cited
US4049478A Cited
US3777364A Cited
US4045249A Cited
US4110125A Cited
US4338622A Cited
US4407060A Cited
US4407059A Cited
US4372033A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-04-22 1988-10-22 1989-04-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-04-22 1992-10-22 1993-04-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-04-22 1996-10-22 1997-04-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag