Patent US2372459A successfully refreshed from Google Patents.
Patent US552482A successfully refreshed from Google Patents.
Patent US2882189A successfully refreshed from Google Patents.
US4045249A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Oxide film isolation process
Assignee: Hitachi Ltd
•
Filing: 1975-11-24
•
Granted: 1977-08-30
•
Expires: 1995-11-24
Abstract
Abstract In an oxide film isolation process wherein a groove portion is formed in that region of a semiconductor substrate in which an isolation layer is to be formed, oxygen or nitrogen is implanted into the groove portion by ion implantation so as to form an insulating layer beneath the groove portion, and the groove portion is thereafter oxidized to thus form an oxide of the semiconductor substrate in a manner to join the oxide and the insulating layer, whereby the area in a semiconductor chip surface as occupied by the isolation layer can be made small to enhance the density of integration of an integrated circuit.
Inventors
- 👤 Atsuo Hotta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:57
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; H10P; H10P14/00; H10P14/60; H10P14/61; H10P95/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W15/00; H10W15/01; Y; Y10; Y10S; Y10S148/00; Y10S148/025; Y10S148/085; Y10S148/117
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
166 words
A method of manufacturing a semiconductor device comprising the steps of: a. selectively forming a masking layer on one principal surface of a semiconductor substrate having the same crystalline structure throughout beneath said surface, said masking layer having a window which exposes a portion of said one principal surface of said substrate; b. removing semiconductor material through said window from said substrate so as to form a groove in the exposed portion of the one principal surface of said substrate; c. selectively implanting, through said window in said masking layer, ions of at least one element consistng of the group consisting of oxygen and nitrogen into said substrate, thereby forming a buried insulator layer spaced beneath the bottom of said groove by a prescribed distance; and d. oxidizing that portion of said substrate exposed by said groove and not masked by said masking layer so as to form an insulator layer which fills said groove and extends therebeneath to be contiguous with said buried insulator layer.
Claim 2
Independent Claim
166 words
A method of manufacturing a semiconductor device comprising the steps of: a. selectively forming a masking layer on one principal surface of a semiconductor substrate having the same crystalline structure throughout beneath said surface, said masking layer having a window which exposes a portion of said one principal surface of said substrate; b. removing semiconductor material through said window from said substrate so as to form a groove in the exposed portion of the one principal surface of said substrate; c. selectively implanting, through said window in said masking layer, ions of at least one element consistng of the group consisting of oxygen and nitrogen into said substrate, thereby forming a buried insulator layer spaced beneath the bottom of said groove by a prescribed distance; and d. oxidizing that portion of said substrate exposed by said groove and not masked by said masking layer so as to form an insulator layer which fills said groove and extends therebeneath to be contiguous with said buried insulator layer.
Claim 3
Dependent Claim
93 words
A method according to claim 1, further comprising the step (e) of forming, prior to step (b), a plurality of spaced-apart buried layers of semiconductor material of a selected conductivity type at selected positions within said substrate buried a predetermined depth from said one principal surface of said substrate, and wherein step (b) for forming said groove is carried out so as to overlie the material of said substrate by way of which said buried layers of semiconductor material are spaced apart, the depth of said groove being less than said predetermined depth.
Claim 4
Dependent Claim
36 words
A method according to claim 2, wherein step (c) is carried out so that said buried insulator layer is formed in the portion of said substrate separating said buried layers of semiconductor material from each other.
Claim 5
Dependent Claim
75 words
A method according to claim 2, further comprising the steps of: f. forming a further groove in a surface portion of said substrate overlying a selected buried semiconductor layer; g. masking said further groove prior to step (c) so that ions are not implanted beneath said further groove; and h. oxidizing said substrate beneath said further groove during step (d) so as to form an isolation layer which extends to said selected buried semiconductor layer.
Claim 6
Dependent Claim
74 words
A method according to claim 1, further comprising the step (e) of forming, prior to step (b), a continuous buried layer of semiconductor material of a selected conductivity type at a predetermined depth from said one principal surface of said substrate, and wherein step (b) for forming said groove is carried out so as to overlie a region to form an isolation region, the depth of said groove being less than said predetermined depth.
Claim 7
Dependent Claim
39 words
A method according to claim 5, wherein said insulator layer is formed so as to form said isolation region which surrounds a prescribed portion of said buried semiconductor layer and extends through the thickness of said buried semiconductor layer.
Claim 8
Dependent Claim
81 words
A method according to claim 5, further comprising the steps of: f. forming a further groove in a surface portion of said substrate overlying a selected portion of said buried semiconductor layer; g. masking said further groove prior to step (c) so that ions are not implanted beneath said further groove; and h. oxidizing said substrate beneath said further groove during step (d) so as to form an isolation layer which extends to said selected portion of said buried semiconductor layer.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-08-29 | 1981-02-28 | 1981-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-08-29 | 1985-02-28 | 1985-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-08-29 | 1989-02-28 | 1989-08-30 | $7700.00 | Window Closed / Lapsed |